IP Library Granted Patent US 10,693,425
Granted Patent B2
US 10,693,425 · App. 16/118,329 · Granted Jun 23, 2020

Power amplifier time-delay invariant predistortion methods and apparatus

Inventors: Dali Yang (Mountain View, CA); Jia Yang (Mountain View, CA)
Assignee: Dali Wireless, Inc.
H03F1/3247H03F1/3241H03F3/24H04B1/0475H04L1/0044H03F2200/451H03F2200/57H03F2201/3224H03F2201/3233H04B2001/0425
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,693,425
App. No.
16/118,329
Granted
Jun 23, 2020
Kind
B2
Abstract

An embodiment of the invention is a time-delay invariant predistortion approach to linearize power amplifiers in wireless RF transmitters. The predistortion architecture is based on the stored-compensation or memory-compensation principle by using a combined time-delay addressing method, and therefore, the architecture has an intrinsic, self-calibrating time-delay compensation function. The predistortion architecture only uses a lookup table to conduct both the correction of non-linear responses of a power amplifier and the compensation of any time-delay effects presented in the same system. Due to the time-delay invariant characteristic, the predistortion design has a wider dynamic range processing advantage for wireless RF signals, and therefore can be implemented in multi-carrier and multi-channel wireless systems.

Claims (16)

1. A predistortion system for linearizing the output of a power amplifier, the predistortion system comprising: a feedback receiver configured to receive a feedback signal representative of at least one nonlinear characteristic of the power amplifier, the power amplifier configured to amplify an input signal comprising a radio frequency (RF) modulated signal in digital form; and

a predistortion processor communicatively coupled with the feedback receiver, the predistortion processor comprising a lookup table of a predetermined size configured to receive the input signal, wherein an output of the lookup table includes a time delay correction element.

2. The predistortion system of claim 1 , wherein the input signal is a current input signal and the lookup table is configured with a memory function that enables the lookup table to store the current input signal and at least one previous input signal.

3. The predistortion system of claim 2 , wherein an addressing of the lookup table is based on a sequence of a series of previous input signals.

4. The predistortion system of claim 3 , wherein an addressing of the lookup table is implemented by a set of N-bit vector data that comprises a current input signal as well as previous N input signals.

5. The predistortion system of claim 2 , wherein each output signal of the lookup table is based on both the current input signal and the at least one previous input signal.

6. The predistortion system of claim 1 , wherein the predistortion processor is configured to generate a correction factor for correcting at least one nonlinear characteristic of the power amplifier based on at least an input of the lookup table.

7. The predistortion system of claim 6 , further comprising a processor configured to combine the RF modulated signal with a second signal corresponding to the correction factor.

8. The predistortion system of claim 7 , wherein the processor is further configured to supply the combined RF modulated signal with the feedback signal to the power amplifier to linearize the output of the power amplifier.

9. The predistortion system of claim 6 , further comprising combining logic to combine the RF modulated signal with a signal corresponding to the correction factor.

10. The predistortion system of claim 9 , wherein combining logic is performed to also supply the combined RF modulated signal and feedback signal to the power amplifier to linearize the output of the power amplifier.

11. The predistortion system of claim 1 , further comprising a serial shift register for forming an address for the lookup table.

12. The predistortion system of claim 1 , wherein the lookup table comprises at least one correction value.

13. The predistortion system of claim 12 , wherein the at least one correction value falls within a range determined by the predetermined size of the lookup table.

14. The predistortion system of claim 1 , wherein the lookup table is configured to respond to inputs derived from outputs of the lookup table.

15. The predistortion system of claim 1 , further comprising an input component comprising an analog to digital converter configured to output the input signal in digital form to the predistortion controller.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 14, 2021
From: DALI SYSTEMS CO. LTD.
To: DALI WIRELESS, INC.
Reel/Frame 057799/0771 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 4, 2021
From: YANG, DALI; YANG, JIA
To: DALI SYSTEMS CO. LTD.
Reel/Frame 057083/0775 →
SECURITY INTEREST Recorded Jul 24, 2019
From: DALI WIRELESS, INC.
To: DALI RESEARCH (NORTHWIND) LLC
Reel/Frame 049846/0055 →
Continuity (8)
Continuation 14788567 · Jun 30, 2015
Continuation 13724157 · Dec 21, 2012
Continuation 12021241 · Jan 28, 2008
Continuation In Part 11262079 · Oct 27, 2005
Continuation 10137556 · May 1, 2002
Provisional Application 60898312 · Jan 29, 2007
Provisional Application 60897746 · Jan 26, 2007
Related Publication 20190181807A1 · Jun 13, 2019