IP Library Granted Patent US 10,535,765
Granted Patent B2
US 10,535,765 · App. 16/118,449 · Granted Jan 14, 2020

Power semiconductor device

Inventor: Chin-Fu Chen (Hsinchu County, TW)
Assignee: uPI Semiconductor Corp.
H01L29/7811H01L29/1095H01L29/41766H01L29/7813
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,535,765
App. No.
16/118,449
Granted
Jan 14, 2020
Kind
B2
Abstract

A power semiconductor device including a substrate having an active region and a terminal region is provided. The terminal region surrounds the active region. A first epitaxial layer is disposed on the substrate in the active region and the terminal region. A second epitaxial layer is disposed on the first epitaxial layer. The second epitaxial layer includes a first termination trench, a second termination trench, and a third termination trench. The first termination trench is disposed in the terminal region and is adjacent to the active region. The second termination trench is disposed in the terminal region. The third termination trench is disposed in the terminal region. The second termination trench is located between the first termination trench and the third termination trench. The third termination trench has a third electrode electrically connected to a drain.

Claims (15)

1. A power semiconductor device, comprising:

a substrate, having an active region and a terminal region, the terminal region surrounding the active region;

a first epitaxial layer, disposed on the substrate in the active region and the terminal region; and

a second epitaxial layer, disposed on the first epitaxial layer, wherein a doping concentration of the second epitaxial layer is greater than a doping concentration of the first epitaxial layer, wherein the second epitaxial layer comprises:

a first termination trench, disposed in the terminal region and adjacent to the active region;

a second termination trench, disposed in the terminal region; and

a third termination trench, disposed in the terminal region, wherein the second termination trench is located between the first termination trench and the third termination trench, and the third termination trench has a third electrode electrically connected to a drain.

2. The power semiconductor device as claimed in claim 1 , wherein the first termination trench has a first electrode being electrically connected to a source.

3. The power semiconductor device as claimed in claim 1 , wherein the second termination trench has a second electrode being electrically connected to a source or electrically floating.

4. The power semiconductor device as claimed in claim 1 , wherein a distance between the first termination trench and the second termination trench is greater than a distance between the second termination trench and the third termination trench.

5. The power semiconductor device as claimed in claim 1 , further comprising a plurality of active trenches, disposed in the second epitaxial layer in the active region, extending in a first direction, and alternately arranged along a second direction, wherein the first direction is different from the second direction.

6. The power semiconductor device as claimed in claim 5 , wherein the first termination trench and the active trenches are separated from each other.

7. The power semiconductor device as claimed in claim 5 , wherein the first termination trench and the active trenches are connected to each other.

8. The power semiconductor device as claimed in claim 1 , wherein the first termination trench, the second termination trench, and the third termination trench are separated from each other.

9. The power semiconductor device as claimed in claim 1 , wherein the first termination trench, the second termination trench, and the third termination trench further extend into the first epitaxial layer.

Assignments (2)
MERGER Recorded Jul 3, 2019
From: UBIQ SEMICONDUCTOR CORP.
To: UPI SEMICONDUCTOR CORP.
Reel/Frame 049672/0903 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 31, 2018
From: CHEN, CHIN-FU
To: UBIQ SEMICONDUCTOR CORP.
Reel/Frame 046763/0687 →
Priority Claims (1)
TW 107113161 A · Apr 18, 2018 · national
Continuity (1)
Related Publication 20190326430A1 · Oct 24, 2019