IP Library › Granted Patent US 10,469,774
Granted Patent B2
US 10,469,774 · App. 16/121,972 · Granted Nov 5, 2019

Imaging apparatus and camera system including the imaging apparatus

Inventors: Shigetaka Kasuga (Osaka, JP); Tsuyoshi Tanaka (Osaka, JP)
Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
H04N5/35545H01L27/1461H01L27/1464H01L27/14612H01L27/14643H01L31/107H04N5/2355H04N5/243H04N5/341H04N5/3532H04N5/3535H04N5/35572H04N5/378H04N5/37452G01J2001/4466
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,469,774
App. No.
16/121,972
Granted
Nov 5, 2019
Kind
B2
Abstract

An imaging apparatus changes a multiplication factor of an avalanche photodiode (APD) at one of (i) a first timing subsequent to an exposure period of a first frame in a first vertical scanning period and a readout period of the first frame in a second vertical scanning period, and previous to an exposure period of a second frame in a third vertical scanning period, and (ii) a second timing subsequent to an exposure period of the first frame in the first vertical scanning period, and previous to a readout period of the first frame and an exposure period of the second frame which are provided in parallel in the second vertical scanning period.

Claims (66)

1. An imaging apparatus, comprising:

a pixel array in which a plurality of pixels are arranged in rows and columns; and

a control circuit, wherein

the pixel array includes:

an avalanche photodiode;

a charge accumulation portion which accumulates a signal charge generated in the avalanche photodiode;

a reset transistor which initializes the charge accumulation portion;

a transfer transistor which connects the avalanche photodiode and the charge accumulation portion; and

an amplification transistor which converts the signal charge into a voltage, and

the control circuit:

is connected to the avalanche photodiode; and

changes a multiplication factor of the avalanche photodiode at one of (i) a first timing subsequent to an exposure period of a first frame in a first vertical scanning period and a readout period of the first frame in a second vertical scanning period, and previous to an exposure period of a second frame in a third vertical scanning period, and (ii) a second timing subsequent to an exposure period of the first frame in the first vertical scanning period, and previous to a readout period of the first frame and an exposure period of the second frame which are provided in parallel in the second vertical scanning period.

2. The imaging apparatus according to claim 1 , wherein

the control circuit compares a threshold set in advance and an output value of an image sensor including the pixel array, and changes the multiplication factor according to a comparison result.

3. The imaging apparatus according to claim 1 , wherein

the control circuit concurrently changes the multiplication factor of each of the plurality of pixels.

4. The imaging apparatus according to claim 1 , wherein

when the control circuit changes the multiplication factor at the first timing,

the exposure period is set for each of the rows.

5. The imaging apparatus according to claim 1 , wherein

when the control circuit changes the multiplication factor at the first timing,

the exposure period is common among all of the pixels.

6. The imaging apparatus according to claim 1 , wherein

the control circuit changes the multiplication factor after every two vertical scanning periods, and

outputs two images alternately one by one, after every two vertical scanning periods, the two images being generated according to the signal charges having different multiplication factors.

7. The imaging apparatus according to claim 1 , wherein

the control circuit changes the multiplication factor after every two vertical scanning periods, and

combines two images generated according to the signal charges having different multiplication factors into one image, and outputs the one image.

8. The imaging apparatus according to claim 1 , wherein

when the control circuit changes the multiplication factor at the second timing,

the pixel array further includes:

a memory element disposed between the charge accumulation portion and the amplification transistor; and

a read transistor disposed between the charge accumulation portion and the memory element,

the exposure period is common among all of the pixels, and

during the exposure period, the read transistor is off and a signal is read.

9. The imaging apparatus according to claim 8 , wherein

the control circuit changes the multiplication factor after every vertical scanning period, and

the imaging apparatus outputs two images alternately one by one, after every vertical scanning period, the two images being generated according to the signal charges having different multiplication factors.

10. The imaging apparatus according to claim 8 , wherein

the control circuit changes the multiplication factor after every other vertical scanning period, and

the imaging apparatus combines two images generated according to the signal charges having different multiplication factors into one image, and outputs the one image.

11. An imaging apparatus, comprising:

a pixel array in which a plurality of pixels are arranged in rows and columns; and

a control circuit, wherein

the pixel array includes:

an avalanche photodiode disposed in a well region;

a charge accumulation portion which accumulates a signal charge generated in the avalanche photodiode;

a reset transistor which initializes the charge accumulation portion;

a transfer transistor which connects the avalanche photodiode and the charge accumulation portion; and

an amplification transistor which converts the signal charge into a voltage, and

the control circuit

controls, on a row basis, a drain potential of the reset transistor, a gate potential of the reset transistor, a gate potential of the transfer transistor, and a potential of the well region.

12. The imaging apparatus according to claim 11 , wherein

the control circuit compares a threshold set in advance and an output value of an image sensor including the pixel array, and changes a multiplication factor of the signal charge according to a comparison result.

13. The imaging apparatus according to claim 11 , wherein

an exposure period for the avalanche photodiode is set for each of the rows,

a pixel signal is read for each of the rows after an end of the exposure period, and

between an end of a readout period and a start of a next exposure period, the control circuit changes a multiplication factor of the signal charge.

14. The imaging apparatus according to claim 11 , wherein

the imaging apparatus outputs two images alternately one by one, after every vertical scanning period, the two images being generated according to the signal charges having different multiplication factors.

15. The imaging apparatus according to claim 11 , wherein

the imaging apparatus outputs one image resulting from combining two images generated according to the signal charges having different multiplication factors.

16. A camera system, comprising:

the imaging apparatus according to claim 1 ; and

a signal processing circuit connected to the imaging apparatus, wherein

the signal processing circuit detects illuminance based on an output from the imaging apparatus, and outputs a signal based on the detecting of the illuminance, to the control circuit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2018
From: KASUGA, SHIGETAKA; TANAKA, TSUYOSHI
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 047715/0835 →
Continuity (3)
Continuation PCTJP2017014186 · Apr 5, 2017
Provisional Application 62325621 · Apr 21, 2016
Related Publication 20190020836A1 · Jan 17, 2019
Cited By (1)
US 12,495,212