IP Library Granted Patent US 10,666,725
Granted Patent B2
US 10,666,725 · App. 16/142,590 · Granted May 26, 2020

Data center using a memory pool between selected memory resources

Inventor: Aaron P. Boehm (Boise, ID)
Assignee: Micron Technology, Inc.
H04L67/1078G06F15/17331H04L67/12H04W4/46H04W84/18H04W92/18
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,666,725
App. No.
16/142,590
Granted
May 26, 2020
Kind
B2
Abstract

Apparatuses, systems, and methods related to a data center using a memory pool between selected memory resources are described. A data center using a memory pool between selected memory resources may enable performance of functions, including automated functions critical for prevention of damage to product, personal safety, and/or reliable operation, based on increased access to data that may improve performance of a mission profile. For instance, a method described herein includes transmitting, from a processor at a first vehicle that comprises the processor and memory, a request to access a pool of memory resources configured from a plurality of vehicles each having a local processor and memory, receiving, from a second vehicle of the plurality of vehicles, an indication to access the pool of memory resources, and reading data from or writing data to the memory at the second vehicle using the processor at the first vehicle based at least in part on receiving the indication to access the pool of memory resources.

Claims (34)

1. A method, comprising:

transmitting, from a processor at a first vehicle that comprises the processor and memory, a request to access a pool of memory resources configured from a plurality of vehicles each having a local processor and memory;

receiving, from a second vehicle of the plurality of vehicles, an indication to access the pool of memory resources; and

reading data from or writing data to the memory at the second vehicle using the processor at the first vehicle based at least in part on receiving the indication to access the pool of memory resources.

2. The method of claim 1 , further comprising:

reading data from or writing data to the memory at a third vehicle of the plurality of vehicles based at least in part on receiving the indication to access the pool of memory resources.

3. The method of claim 1 , further comprising relinquishing access to the pool of memory resources after reading data from or writing data to the memory at the second vehicle.

4. The method of claim 1 , further includes relinquishing access to the pool of memory resources in response to receiving an indication to access another pool of memory resources with a different plurality of vehicles.

5. The method of claim 1 , further includes verifying the pool of memory resources is a trusted pool of memory resources, wherein trusted includes being secure and free of malware.

6. An apparatus, comprising:

a first vehicle configured to:

transmit, from a processor, a request to access a pool of memory resources configured from a plurality of vehicles each having a local processor and memory;

receive, from a second vehicle of the plurality of vehicles, an indication to access the pool of memory resources; and

read data from or write data to the memory at the second vehicle using the processor based at least in part on receiving the indication to access the pool of memory resources.

7. The apparatus of claim 6 , wherein the first vehicle is an autonomous vehicle.

8. The apparatus of claim 6 , wherein the pool of memory resources is accessed wirelessly by the first vehicle.

9. The apparatus of claim 6 , wherein the first vehicle includes a transceiver to transmit and receive.

10. The apparatus of claim 6 , wherein the second vehicle includes a transceiver to transmit the indication to access the pool of memory resources to the first vehicle.

11. The apparatus of claim 6 , wherein the request to access the pool of memory resources is received by a transceiver of the second vehicle.

12. The apparatus of claim 6 , wherein the request includes an address of the first vehicle.

13. The apparatus of claim 6 , wherein the first vehicle transmits a request to access the pool of memory resources in response to needing additional memory to perform an operation.

14. The apparatus of claim 6 , wherein the first vehicle is further configured to read data from or write data to the memory at a third vehicle.

15. The apparatus of claim 6 , wherein the pool of memory resources is further configured from a plurality of base stations each having a local processor and memory.

16. A system, comprising:

a first pool of memory resources; and

a first vehicle, comprising:

a first processor configured to:

transmit a request for a particular amount of memory from the first pool of memory resources configured from a plurality of vehicles each having a local processor and memory;

receive, from a second vehicle of the plurality of vehicles, an indication to access the first pool of memory resources in response to the first pool of memory resources having the particular amount of memory available; and

read data from or write data to the memory at the second vehicle based at least in part on receiving the indication to access the first pool of memory resources.

17. The apparatus of claim 16 , further comprising a second pool of memory resources.

18. The apparatus of claim 17 , wherein the first processor requests access to the first pool of memory resources in response to the first pool of memory resources being in closer proximity to the first vehicle than the second pool of memory resources.

19. The apparatus of claim 17 , wherein the first processor requests access to the first pool of memory resources in response to the first pool of memory resources having more available memory than the second pool of memory resources.

20. The apparatus of claim 17 , wherein the first processor is further configured to receive access to the second pool of memory resources in response to the first pool of memory resources revoking access.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 15, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 051041/0317 →
RELEASE OF SECURITY INTEREST Recorded Oct 14, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050724/0392 →
SUPPLEMENT NO. 12 TO PATENT SECURITY AGREEMENT Recorded Apr 19, 2019
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 048948/0677 →
SUPPLEMENT NO. 3 TO PATENT SECURITY AGREEMENT Recorded Apr 19, 2019
From: MICRON TECHNOLOGY, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 048951/0902 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 26, 2018
From: BOEHM, AARON P.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 046980/0685 →
Continuity (1)
Related Publication 20200099743A1 · Mar 26, 2020