IP Library Granted Patent US 10,378,103
Granted Patent B2
US 10,378,103 · App. 16/152,190 · Granted Aug 13, 2019

Multi-electrode molecular sensing devices and methods of making the same

Inventors: Sungho Jin (San Diego, CA); Barry L. Merriman (San Diego, CA); Tim Geiser (Petaluma, CA); Chulmin Choi (San Diego, CA); Paul Mola (San Diego, CA)
Assignee: Roswell Biotechnologies, Inc.
C23C16/01G01N27/04G01N27/221G01N27/4145
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,378,103
App. No.
16/152,190
Granted
Aug 13, 2019
Kind
B2
Abstract

A molecular sensor includes a substrate defining a substrate plane, and a plurality of pairs of electrode sheets above or below the substrate at an angle to the substrate plane. The molecular sensor further includes a plurality of inner dielectric sheets between each electrode sheet in each pair of electrode sheets of the plurality of pairs, and an outer dielectric sheet between each pair of electrode sheets of the plurality of pairs.

Claims (15)

1. A method of manufacturing structure usable in a molecular sensor device, the method comprising:

forming a stack by at least:

providing a first outer dielectric layer;

depositing a first electrode layer on the first outer dielectric layer;

depositing an inner dielectric layer on the first electrode layer;

depositing a second electrode layer on the inner dielectric layer; and

depositing a second outer dielectric layer on the second electrode layer, wherein the inner dielectric layer has a first thickness and the second outer dielectric layer has a second thickness at least one order of magnitude greater than the first thickness, wherein the first electrode layer and second electrode layer are deposited with a thickness of 1 to 40 nm, wherein the inner dielectric layer is deposited with a thickness of 1 to 40 nm, and wherein the second outer dielectric layer is deposited with a thickness between 50 to 2,000 nm;

slicing through the stack at least once at an angle to the layers in the stack to form a plurality of chips from the sliced portions of the stack; and

attaching the plurality of chips to a substrate so that the sliced portions of the first electrode layer and the second electrode layer form a plurality of pairs of electrode sheets at an angle to a substrate plane defined by the substrate, and so that the sliced portions of the inner dielectric layer forms a plurality of inner dielectric sheets with each inner dielectric sheet between each electrode sheet in each pair of electrode sheets.

2. The method of claim 1 , wherein forming the stack further includes repeating the deposition of the first electrode layer, the inner dielectric layer, the second electrode layer, and the second outer dielectric layer at least once so that each chip of the plurality of chips includes multiple pairs of electrode sheets.

3. The method of claim 1 , further comprising forming a groove located on an exposed end portion of each inner dielectric sheet.

4. The method of claim 1 , further comprising depositing a dielectric cover layer at an angle or perpendicular to the plurality of pairs of electrode sheets opposite the substrate to define a gap exposing a portion of the plurality of pairs of electrode sheets.

5. The method of claim 1 , further comprising roughening an exposed edge of each electrode sheet.

6. The method of claim 1 , further comprising depositing a gate electrode parallel to the substrate plane and perpendicular to an electrode plane defined by an electrode sheet in the plurality of pairs of electrode sheets.

7. The method of claim 1 , further comprising forming a plurality of channels, each channel arranged to introduce a fluid to exposed portions of at least two pairs of electrode sheets of the plurality of pairs of electrode sheets.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 6, 2023
From: PROCOPIO, CORY, HARGREAVES & SAVITCH LLP
To: ROSWELL ME INC.
Reel/Frame 065474/0214 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 22, 2023
From: ROSWELL BIOTECHNOLOGIES, INC.
To: ROSWELL ME INC.
Reel/Frame 064073/0448 →
SECURITY INTEREST Recorded May 10, 2023
From: ROSWELL BIOTECHNOLOGIES, INC.
To: PROCOPIO, CORY, HARGREAVES & SAVITCH LLP
Reel/Frame 063601/0105 →
SECURITY INTEREST Recorded Nov 4, 2021
From: ROSWELL BIOTECHNOLOGIES, INC.
To: WESTERN ALLIANCE BANK, AN ARIZONA CORPORATION
Reel/Frame 058025/0921 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 4, 2018
From: JIN, SUNGHO; MERRIMAN, BARRY L.; GEISER, TIM; CHOI, CHULMIN; MOLA, PAUL W.
To: ROSWELL BIOTECHNOLOGIES, INC.
Reel/Frame 047073/0414 →
Continuity (3)
Continuation 15728412 · Oct 9, 2017
Division 15220307 · Jul 26, 2016
Related Publication 20190033244A1 · Jan 31, 2019
Cited By (7)
US 12,276,653 US 12,298,300 US 12,351,855 US 12,480,937 US 12,509,720 US 12,624,389 US 12,637,711