IP Library › Granted Patent US 10,659,455
Granted Patent B2
US 10,659,455 · App. 16/159,808 · Granted May 19, 2020

Self-authenticating chips

Inventors: Dennis Bernard Van Kerrebroeck (Toronto, CA); Craig Michael Horn (London, GB); Bernard Marie-Andre Van Kerrebroeck (Toronto, CA)
Assignee: CARDEX SYSTEMS INC.
H04L63/0853G06F21/44G06F21/57G06F21/77G06Q20/3229G06Q20/357G07F7/0826G07F7/0833H04W4/80H04W12/06G06Q20/32
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,659,455
App. No.
16/159,808
Granted
May 19, 2020
Kind
B2
Abstract

A self-authenticating chip includes first and second memory regions storing, respectively, first and second authentication codes. The second memory region is adapted to be unreadable and unmodifiable by the chip or a chip reader. The chip also includes a comparator for providing an indicator of whether given input matches the second authentication code. The chip also includes an authentication circuit that is operable to read the first authentication code from the first memory region, present the first authentication code to the comparator, and in response to receiving an indicator from the comparator indicating that the first and second authentication codes match, unlock at least one of (i) a communication interface of the chip to allow data to be transmitted therethrough to a chip reader and (ii) a third memory region of the chip to allow data to be read therefrom.

Claims (36)

1. A self-authenticating integrated circuit chip comprising:

a first memory region storing a first authentication code, in encrypted form;

a second memory region storing a second authentication code;

a comparator circuit on the integrated circuit chip interconnected to at least said second memory region for providing an indicator of whether a given input to said comparator circuit matches said second authentication code stored in said second memory region;

wherein said second authentication code within said second memory region cannot be extracted or modified by said integrated circuit chip or a chip reader and may only be accessed by said comparator to compare the given input to said comparator circuit to said second authentication code; and

an authentication circuit on the integrated circuit chip interconnected to said comparator circuit and at least one of said memory regions wherein said authentication circuit is operable to:

read said first authentication code in encrypted form from said first memory region;

decrypt said first authentication code;

present said first authentication code as decrypted to said comparator circuit; and

in response to receiving an indicator from said comparator indicating that said first authentication code as decrypted matches said second authentication code

unlock a communication interface of said integrated circuit chip to allow data to be transmitted therethrough to a chip reader or unlock a third memory region of the integrated circuit chip.

2. The chip of claim 1 , wherein said communication interface comprises a radio-frequency transmitter.

3. The chip of claim 1 , wherein said integrated circuit chip is operable, upon said unlocking, to transmit data to a chip reader by way of said communication interface.

4. The chip of claim 3 , wherein said transmitted data is transmitted in encrypted form.

5. The chip of claim 3 , wherein said transmitted data comprises at least one of a unique identifier of said integrated circuit chip, a unique user identifier, a unique account identifier, a unique mobile service subscriber identifier, a unique transaction identifier, an electronic ticket identifier, a voucher code, and a network authentication code.

6. The chip of claim 5 , wherein said unique account identifier comprises a credit card number or a debit card number.

7. The chip of claim 5 , wherein said network authentication code comprises at least one of a timestamp and a transaction identifier.

8. The chip of claim 5 , wherein said authentication circuit is further operable to update said network authentication code at pre-defined time intervals.

9. The chip of claim 1 , wherein said self-authenticating integrated circuit chip forms part of a document.

10. The chip of claim 9 , wherein said document is a passport or a travel visa.

11. The chip of claim 1 , wherein said self-authenticating integrated circuit chip forms part of a mobile phone, a tablet, a computer, a set-top box, a television, a Smart TV, a modern, a network switch, or a network router.

12. A mobile device comprising:

a receiver for receiving a first authentication code from a complementary device;

a self-authenticating integrated circuit comprising:

a first memory region storing said first authentication code, in encrypted form;

a second memory region storing a second authentication code;

a comparator circuit on the integrated circuit interconnected to at least said second memory region for providing an indicator of whether a given input to said comparator circuit matches said second authentication code stored in said second memory region;

wherein said second authentication code within said second memory region cannot be extracted or modified by said integrated circuit or a chip reader and may only be accessed by said comparator to compare the given input to said comparator to said second authentication code; and

an authentication circuit on the integrated circuit interconnected to said comparator and at least one of said one or more memory circuits wherein said authentication circuit is operable to receive:

read said first authentication code from said first memory region;

present said first authentication code as decrypted to said comparator; and

in response to receiving an indicator from said comparator indicating that said first authentication code matches said second authentication code unlock said integrated circuit to allow data to be exchanged in said complementary device.

13. The mobile device of claim 12 , wherein said receiver comprises a radio-frequency receiver.

14. The mobile device of claim 12 , wherein said complementary device comprises a second mobile device.

15. The mobile device of claim 12 , further comprising memory storing an authentication code to be transmitted to a further complementary device.

16. The mobile device of claim 12 , wherein said self-authenticating integrated circuit is part of a Subscriber Identification Module (SIM).

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 15, 2018
From: VAN KERREBROECK, DENNIS BERNARD; HORN, CRAIG MICHAEL; VAN KERREBROECK, BERNARD MARIE-ANDRE
To: DE SONNEVILLE INTERNATIONAL LTD.
Reel/Frame 047224/0955 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 15, 2018
From: DE SONNEVILLE INTERNATIONAL LTD.
To: CARDEX SYSTEMS INC.
Reel/Frame 047229/0126 →
Continuity (3)
Continuation 15382154 · Dec 16, 2016
Continuation 14249244 · Apr 9, 2014
Related Publication 20190260738A1 · Aug 22, 2019