IP Library Granted Patent US 10,776,037
Granted Patent B2
US 10,776,037 · App. 16/170,849 · Granted Sep 15, 2020

Data replication

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,776,037
App. No.
16/170,849
Granted
Sep 15, 2020
Kind
B2
Abstract

The present disclosure includes apparatuses and methods for data replication. An example apparatus includes a plurality of sensing circuitries comprising respective sense amplifiers and compute components and a controller. The controller may be configured to cause replication of a data value stored in a first compute component such that the data value is propagated to a second compute component.

Claims (22)

1. An apparatus, comprising:

control signal logic;

a control signal line; and

a plurality of storage locations, wherein:

the control signal logic is configured to assert a data replicate signal; and

the control signal line is configured to enable the data replicate signal to cause a replicated data value to be transferred from a first storage location among the plurality of storage locations to a second storage location among the plurality of storage locations, wherein the first storage location is in a first compute component and the second storage location is in a second compute component.

2. The apparatus of claim 1 , wherein the control signal line is configured to enable the data replicate signal to replicate a data value stored in the first storage location.

3. The apparatus of claim 1 , further comprising a multiplexer, wherein an input of the multiplexer is coupled to an output of the first storage location and an output of the multiplexer is coupled to an input of the second storage location.

4. The apparatus of claim 1 , further comprising a multiplexer configured to receive write data and write control signals.

5. The apparatus of claim 4 , wherein the write data includes resultant data from a logical operation, and wherein the write control signals include at least one of a write signal, a read signal, and an erase signal.

6. The apparatus of claim 1 , wherein each storage location among the plurality of storage location includes a pin to receive a write enable signal.

7. The apparatus of claim 1 , wherein the first storage location is associated with a first compute component and the second storage location is associated with a second compute component, and wherein the first storage location and the second storage location are in at least one of a same physical location and a same logical position with respect to their respective compute components.

8. The apparatus of claim 1 , wherein the control signal line comprises a global control signal line that is coupled to each storage location among the plurality of storage locations.

9. The apparatus of claim 1 , wherein the control signal line is configured to enable the data replicate signal to cause the replicated data value to be transferred from the first storage location among the plurality of storage locations to the second storage location among the plurality of storage locations without sending or receiving a command from a host coupled to the apparatus.

10. A system, comprising:

a first sensing circuitry including a first sense amplifier and first compute component;

a second sensing circuitry including a second sense amplifier and second compute component; and

a controller configured to cause a replicated data value to be transferred from the first compute component to the second compute component in response to a control signal received from a storage location associated with the first compute component.

11. A system, comprising:

a first sensing circuitry including a first sense amplifier and first compute component;

a second sensing circuitry including a second sense amplifier and second compute component; and

a controller configured to cause a replicated data value to be transferred from the first compute component to the second compute component without transferring data to an external host coupleable to the system.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 15, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 051041/0317 →
RELEASE OF SECURITY INTEREST Recorded Oct 14, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050724/0392 →
SUPPLEMENT NO. 12 TO PATENT SECURITY AGREEMENT Recorded Apr 19, 2019
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 048948/0677 →
SUPPLEMENT NO. 3 TO PATENT SECURITY AGREEMENT Recorded Apr 19, 2019
From: MICRON TECHNOLOGY, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 048951/0902 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 25, 2018
From: WILLCOCK, JEREMIAH J.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047314/0211 →