IP Library › Granted Patent US 11,164,964
Granted Patent B2
US 11,164,964 · App. 16/171,197 · Granted Nov 2, 2021

Power semiconductor device and method of fabricating the same

Inventors: Ju Hwan Lee (Soengnam-si, KR); Hyuk Woo (Incheon, KR)
Assignee: HYUNDAI MOBIS CO., LTD.
H01L29/7397H01L21/2253H01L21/263H01L21/30625H01L21/324H01L29/0615H01L29/0619H01L29/0696H01L29/0821H01L29/36H01L29/66348H01L21/26513H01L29/7396
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,164,964
App. No.
16/171,197
Granted
Nov 2, 2021
Kind
B2
Abstract

Provided is a semiconductor device. The device comprises an epitaxial layer that constitutes a part of an active cell region and is doped with impurities of a first conductivity type at a first concentration; a field stop region that is located below the epitaxial layer and doped with impurities of a second conductivity type at a second concentration which are then activated; and a collector region that is located below the field stop region 70 and is doped with impurities of a second conductivity type. The field stop region is formed by repeatedly alternately arranging regions in which the activation of the impurities of the first conductivity type is relatively strong and regions in which the activation of the impurities of the first conductivity type is relatively weak.

Claims (31)

1. A power semiconductor device comprising:

an epitaxial layer that constitutes a part of an active cell region and is doped with impurities of a first conductivity type at a first concentration;

a field stop region that is located below the epitaxial layer and doped with impurities of a first conductivity type at a second concentration which are then activated; and

a collector region that is located below the field stop region and doped with impurities of a second conductivity type,

wherein the field stop region is formed by repeatedly alternately arranging first regions in which the activation of the impurities of the first conductivity type is relatively strong and second regions in which the activation of the impurities of the first conductivity type is relatively weak, and

wherein the second regions are located on the collector region and adjacent second regions among the second regions are directly connected to each other on the collector region.

2. The device of claim 1 ,

wherein when the power semiconductor device is switched on, a hole current that passes through the second regions of the field stop region, in which the activation is relatively weak, is larger than a hole current that passes through the first regions of the field stop region, in which the activation relatively strong, and

wherein when the power semiconductor device is switched off, a current that passes through the first regions of the field stop region, in which the activation is relatively strong, is larger than a current that passes through the second regions of the field stop region, in which the activation is relatively weak.

3. The device of claim 1 ,

wherein the second concentration of the impurities of the first conductivity type in the field stop region is higher than the first concentration of the impurities of the first conductivity type in the epitaxial layer.

4. The device of claim 1 ,

wherein the first conductivity type and the second conductivity type have opposite conductivity types and are each one of p-type and n-type.

5. A method for fabricating a power semiconductor device, the method comprising:

forming an epitaxial layer that constitutes a part of an active cell region and is doped with impurities of a first conductivity type at a first concentration on a semiconductor wafer;

forming a gate structure on the epitaxial layer;

removing the semiconductor wafer except for a rim of the semiconductor wafer;

forming a field stop region by doping a lower portion of the epitaxial layer with impurities of a first conductivity type at a second concentration and by activating the impurities using a first laser annealing process; and

forming a collector region by doping a region of the lower portion of the epitaxial layer below the field stop region with impurities of a second conductivity type and by activating the impurities using a second laser annealing process,

wherein the first annealing process is performed such that regions in which the activation of the impurities of the first conductivity type and the second concentration is relatively strong and regions in which the activation of the impurities of the first conductivity type and the second concentration is relatively weak are repeatedly alternately arranged.

6. A method for fabricating a power semiconductor device, the method comprising:

forming an epitaxial layer that constitutes a part of an active cell region and is doped with impurities of a first conductivity type at a first concentration on a semiconductor wafer;

forming a gate structure on the epitaxial layer;

removing the semiconductor wafer except for a rim of the semiconductor wafer;

forming a collector region by doping a lower portion of the epitaxial layer with impurities of a second conductivity type and by activating the impurities using a second laser annealing process; and

forming a field stop region by doping the collector region in the lower portion of the epitaxial layer with impurities of a first conductivity type at a second concentration and by activating the impurities using a first laser annealing process,

wherein the first laser annealing process is performed such that regions in which the activation of the impurities of the first conductivity type and the second concentration is relatively strong and regions in which the activation of the impurities of the first conductivity type and the second concentration is relatively weak are repeatedly alternately arranged.

7. The device of claim 5 ,

wherein the first laser annealing process is performed in a manner that at least one of the laser energy and the annealing time is differentially applied to the regions in which the activation of the impurities of the first conductivity type is relatively strong and the regions in which the activation of the impurities of the first conductivity type is relatively weak, such that the regions in which the activation of the impurities of the first conductivity type is relatively strong and the regions in which the activation of the impurities of the first conductivity type is relatively weak are repeatedly alternately arranged in the field stop region.

8. The device of claim 6 ,

wherein the first laser annealing process is performed in a manner that at least one of the laser energy and the annealing time is differentially applied to the regions in which the activation of the impurities of the first conductivity type is relatively strong and the regions in which the activation of the impurities of the first conductivity type is relatively weak, such that the regions in which the activation of the impurities of the first conductivity type is relatively strong and the regions in which the activation of the impurities of the first conductivity type is relatively weak are repeatedly alternately arranged in the field stop region.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 055426 FRAME: 0553. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Apr 16, 2021
From: HYUNDAI AUTRON CO., LTD.
To: HYUNDAI MOBIS CO., LTD.
Reel/Frame 055953/0027 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 26, 2021
From: HYUNDAI AUTRON CO., LTD.
To: HYUNDAI MOTOR COMPANY
Reel/Frame 055426/0553 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2018
From: LEE, JU HWAN; WOO, HYUK
To: HYUNDAI AUTRON CO., LTD.
Reel/Frame 047395/0973 →
Priority Claims (1)
KR 10-2017-0142732 · Oct 30, 2017 · national
Continuity (1)
Related Publication 20190131440A1 · May 2, 2019