IP Library Granted Patent US 11,075,187
Granted Patent B2
US 11,075,187 · App. 16/174,660 · Granted Jul 27, 2021

Semiconductor device and method of forming insulating layers around semiconductor die

Inventors: Satyamoorthi Chinnusamy (San Jose, CA); Kevin Simpson (Colorado Springs, CO); Mark C. Costello (Fillmore, CA)
Assignee: Semtech Corporation
H01L24/94H01L21/561H01L21/565H01L21/6835H01L21/78H01L23/3107H01L23/3114H01L24/03H01L24/05H01L24/06H01L24/96H01L21/568H01L23/3185H01L2221/6834H01L2221/68327H01L2221/68381H01L2224/02371H01L2224/0331H01L2224/04105H01L2224/05026H01L2224/05548H01L2224/05561H01L2224/05562H01L2224/94H01L2224/96
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,075,187
App. No.
16/174,660
Granted
Jul 27, 2021
Kind
B2
Abstract

A semiconductor device has a semiconductor wafer including a plurality of semiconductor die and a plurality of contact pads formed over a first surface of the semiconductor wafer. A trench is formed partially through the first surface of the semiconductor wafer. An insulating material is disposed over the first surface of the semiconductor wafer and into the trench. A conductive layer is formed over the contact pads. The conductive layer can be printed to extend over the insulating material in the trench between adjacent contact pads. A portion of the semiconductor wafer opposite the first surface of the semiconductor wafer is removed to the insulating material in the trench. An insulating layer is formed over a second surface of the semiconductor wafer and side surfaces of the semiconductor wafer. The semiconductor wafer is singulated through the insulating material in the first trench to separate the semiconductor die.

Claims (43)

1. A method of making a semiconductor device, comprising:

providing a semiconductor wafer including a contact pad formed over a first surface of the semiconductor wafer, wherein the contact pad is formed over a semiconductor die of the semiconductor wafer with a first distance between an edge of the semiconductor die and the contact pad;

forming a first trench into the first surface of the semiconductor wafer;

disposing an insulating material over the first surface of the semiconductor wafer and into the first trench, wherein the contact pad is exposed from the insulating material and the insulating material includes a planar section extending from the contact pad to over the first trench;

forming a conductive layer over the contact pad after disposing the insulating material over the first surface of the semiconductor wafer, wherein a discrete portion of the conductive layer includes a footprint that is coextensive with a footprint of the contact pad including the first distance between the edge of the semiconductor die and the discrete portion of the conductive layer, wherein the discrete portion of the conductive layer remains physically unconnected to all other portions of the conductive layer outside the footprint of the contact pad;

backgrinding a second surface of the semiconductor wafer opposite the first surface to expose the insulating material in the first trench;

forming an insulating layer fully covering the second surface of the semiconductor wafer; and

singulating the semiconductor wafer through the insulating layer and the insulating material in the first trench.

2. The method of claim 1 , wherein the insulating material and insulating layer enclose a semiconductor die of the semiconductor wafer.

3. The method of claim 1 , further including forming the conductive layer by a printing process.

4. A method of making a semiconductor device, comprising:

providing a semiconductor wafer including a semiconductor die comprising a contact pad, wherein the contact pad includes a flat upper surface and a nickel plating formed over the flat upper surface;

forming a first trench into the semiconductor wafer;

disposing an insulating material over the semiconductor wafer and into the first trench, wherein the insulating material covers the flat upper surface of the contact pad including the nickel plating;

planarizing the insulating material to expose the flat upper surface of the contact pad from the insulating material, wherein the insulating material includes a planar section extending from the contact pad to over the first trench;

forming a conductive layer including a discrete portion of the conductive layer over the contact pad that is substantially coextensive with a footprint of the contact pad, wherein the discrete portion of the conductive layer remains physically unconnected to all other portions of the conductive layer outside the footprint of the contact pad;

removing a portion of the semiconductor wafer opposite the contact pad to expose the insulating material in the first trench;

forming an insulating layer fully covering a back surface of the semiconductor wafer; and

singulating the semiconductor wafer through the insulating layer and the insulating material in the first trench to separate the semiconductor die.

5. The method of claim 4 , wherein the discrete portion of the conductive layer directly physically contacts the contact pad for a substantial entirety of the footprint of the contact pad.

6. The method of claim 5 , further including forming the conductive layer by a printing process.

7. The method of claim 4 , further including forming the insulating layer with a molding process.

8. A method of making a semiconductor device, comprising:

providing a semiconductor wafer including a contact pad comprising a flat upper surface formed on the semiconductor wafer;

forming a first trench into a first surface of the semiconductor wafer;

disposing an insulating material over the first surface of the semiconductor wafer and into the first trench, wherein the flat upper surface of the contact pad exists prior to disposing the insulating material and is exposed from the insulating material and the insulating material includes a planar section extending across the first trench from the contact pad;

forming a conductive layer comprising a discrete portion of the conductive layer disposed over the flat upper surface of the contact pad, wherein a footprint of the discrete portion is substantially identical to a footprint of the contact pad, wherein the discrete portion of the conductive layer remains physically unconnected to all other portions of the conductive layer outside the footprint of the contact pad;

removing a portion of the semiconductor wafer opposite the first surface of the semiconductor wafer to expose the insulating material in the first trench;

forming an insulating layer fully covering a back surface of the semiconductor wafer; and

simulating the semiconductor wafer through the insulating layer and the insulating material in the first trench.

9. The method of claim 8 , further including forming the conductive layer directly contacting an entirety of the flat upper surface of the contact pad.

10. The method of claim 8 , further including forming the conductive layer by a printing process.

11. A method of making a semiconductor device, comprising:

providing a semiconductor wafer including a plurality of contact pads comprising flat upper surfaces formed on the semiconductor wafer;

forming a first trench into a first surface of the semiconductor wafer;

disposing an insulating material over the first surface of the semiconductor wafer and into the first trench with the contact pads exposed from the insulating material, wherein the insulating material includes a planar section extending from the contact pads to over the first trench;

forming a conductive layer comprising of discrete portions of the conductive layer disposed over the flat upper surfaces of the contact pads, wherein footprints of the discrete portions are substantially identical to footprints of the contact pads, wherein the discrete portions of the conductive layer remains physically unconnected to all other portions of the conductive layer outside the footprints of the contact pads;

removing a portion of the semiconductor wafer opposite the first surface of the semiconductor wafer to expose the insulating material in the first trench;

forming an insulating layer fully covering a second surface of the semiconductor wafer for an entire width of the semiconductor wafer;

singulating through the semiconductor wafer, the insulating material in the first trench, and the insulating layer to form a semiconductor package.

12. The method of claim 11 , further including forming the insulating layer over the second surface of the semiconductor wafer and side surfaces of the semiconductor wafer with a molding process.

13. The method of claim 11 , wherein the insulating layer directly contacts and completely covers the back surface of the semiconductor wafer.

14. The method of claim 11 , further including forming the insulating layer in a chase mold.

Assignments (3)
ASSIGNMENT OF PATENT SECURITY INTEREST PREVIOUSLY RECORDED AT REEL/FRAME (049241/0601) Recorded Feb 17, 2023
From: HSBC BANK USA, NATIONAL ASSOCIATION, AS RESIGNING AGENT
To: JPMORGAN CHASE BANK, N.A., AS SUCCESSOR AGENT
Reel/Frame 062784/0009 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 6, 2020
From: CHINNUSAMY, SATYAMOORTHI; SIMPSON, KEVIN; COSTELLO, MARK C.
To: SEMTECH CORPORATION
Reel/Frame 054298/0212 →
SECURITY INTEREST Recorded May 21, 2019
From: SEMTECH CORPORATION; SEMTECH NEW YORK CORPORATION; SIERRA MONOLITHICS, INC.; SEMTECH EV, INC.; TRIUNE SYSTEMS, L.L.C.; TRIUNE IP, LLC
To: HSBC BANK USA, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 049241/0601 →
Continuity (3)
Continuation 15797712 · Oct 30, 2017
Continuation 15055264 · Feb 26, 2016
Related Publication 20190067241A1 · Feb 28, 2019