IP Library Granted Patent US 10,658,047
Granted Patent B1
US 10,658,047 · App. 16/177,193 · Granted May 19, 2020

Implementing sticky read using error control success rate associated with a memory sub-system

Inventors: Harish Singidi (Fremont, CA); Kishore Muchherla (Fremont, CA); Ashutosh Malshe (Fremont, CA); Vamsi Rayaprolu (San Jose, CA); Sampath Ratnam (Boise, ID); Renato Padilla, Jr. (Folsom, CA); Michael Miller (Boise, ID)
Assignee: Micron Technology, Inc.
G11C16/26G11C7/04G11C7/1045G11C7/1072G11C16/3404G11C29/42G11C29/52G11C2207/2254
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,658,047
App. No.
16/177,193
Granted
May 19, 2020
Kind
B1
Abstract

A memory sub-system can be determined to be operating within a target operating characteristic based on a threshold success rate associated with error control operations using a particular parameter. Upon determining that the memory sub-system is operating within the target operating characteristic, a sticky read mode is entered by performing subsequent read operations using the particular parameter. It is determined that additional error control operations are triggered for at least a first threshold number of read operations using the particular parameter during the sticky read mode. Upon determining that the additional error control operations are triggered for at least the first threshold number of read operations using the particular parameter during the sticky read mode, the sticky read mode is exited by performing further read operations using a default parameter associated with the memory sub-system.

Claims (40)

1. A system comprising:

a memory component; and

a processing device, operatively coupled with the memory component, to:

determine that a memory sub-system is operating within a target operating characteristic based on a threshold success rate associated with a plurality of error control operations using a particular parameter;

upon determining that the memory sub-system is operating within the target operating characteristic, enter a sticky read mode by performing subsequent read operations using the particular parameter;

determine that additional error control operations are triggered for at least a first threshold number of read operations using the particular parameter during the sticky read mode; and

upon determining that the additional error control operations are triggered for at least the first threshold number of read operations using the particular parameter during the sticky read mode, exit the sticky read mode by performing further read operations using a default parameter associated with the memory sub-system.

2. The system of claim 1 , wherein the target operating characteristic corresponds to a first threshold range of temperature condition and a second threshold range of temperature condition associated with the memory sub-system.

3. The system of claim 2 , wherein the first threshold range of temperature condition is associated with the memory sub-system when user data is written to the memory component and the second threshold range of temperature condition is associated with the memory sub-system when user data is read from the memory component.

4. The system of claim 2 , wherein the second threshold range of temperature condition is associated with the memory sub-system when user data is written to the memory component and the first threshold range of temperature condition is associated with the memory sub-system when user data is read from the memory component.

5. The system of claim 1 , wherein the particular parameter is different than the default parameter.

6. The system of claim 1 , wherein to determine that the memory sub-system is operating within the target operating characteristic based on the threshold success rate associated with the plurality of error control operations using the particular parameter, the processing device is to:

determine that the particular parameter retrieves user data for at least a second threshold number of error control operations out of the plurality of error control operations while performing read operations.

7. The system of claim 1 , wherein to determine that the additional error control operations are triggered for at least the threshold number of read operations using the particular parameter during the sticky read mode, the processing device is to:

determine that the additional error control operations are triggered for at least the first threshold number of read operations out of a specified number of read operations using the particular parameter during the sticky read mode.

8. A method comprising:

identifying a read offset used with an error control operation while performing a read operation to retrieve user data;

determining that the identified read offset retrieves the user data for at least a first threshold number of error control operations while performing read operations;

upon determining that the identified read offset retrieves the user data for at least the first threshold number of error control operations while performing read operations, performing subsequent read operations using the identified read offset; and

performing, by a processing device, further read operations using a default read offset associated with a memory sub-system performing the read operations upon determining that additional error control operations are triggered while using the identified read offset.

9. The method of claim 8 , wherein determining that the identified read offset retrieves the user data for at least the first threshold number of error control operations while performing read operations comprises:

determining that the identified read offset retrieves the user data for at least the first threshold number of error control operations out of a specified number of consecutive error control operations while performing read operations.

10. The method of claim 8 , wherein the read offset is based on a threshold voltage applied to a memory sub-system to retrieve the user data.

11. The method of claim 8 , wherein determining that the additional error control operations are triggered while using the identified read offset comprises:

determining that the additional error control operations are triggered for a second threshold number of read operations while using the identified read offset.

12. The method of claim 8 , wherein the default read offset is different than the identified read offset.

13. The method of claim 12 , wherein the default read offset is set to a calibrated read offset derived based on operation of the memory sub-system over a period of time.

14. A non-transitory computer-readable storage medium comprising instructions that, when executed by a processing device, cause the processing device to:

determine that a memory sub-system is operating within a target operating characteristic based on a threshold success rate associated with a plurality of error control operations using a particular parameter;

upon determining that the memory sub-system is operating within the target operating characteristic, enter a sticky read mode by performing subsequent read operations using the particular parameter;

determine that additional error control operations are triggered for at least a first threshold number of read operations using the particular parameter during the sticky read mode; and

upon determining that the additional error control operations are triggered for at least the first threshold number of read operations using the particular parameter during the sticky read mode, exit the sticky read mode by performing further read operations using a default parameter associated with the memory sub-system.

15. The non-transitory computer-readable storage medium of claim 14 , wherein the target operating characteristic corresponds to a first threshold range of temperature condition and a second threshold range of temperature condition associated with the memory sub-system.

16. The non-transitory computer-readable storage medium of claim 15 , wherein the first threshold range of temperature condition is associated with the memory sub-system when user data is written to the memory sub-system and the second threshold range of temperature condition is associated with the memory sub-system when user data is read from the memory sub-system.

17. The non-transitory computer-readable storage medium of claim 15 , wherein the second threshold range of temperature condition is associated with the memory sub-system when user data is written to the memory sub-system and the first threshold range of temperature condition is associated with the memory sub-system when user data is read from the memory sub-system.

18. The non-transitory computer-readable storage medium of claim 14 , wherein the particular parameter is different than the default parameter.

19. The non-transitory computer-readable storage medium of claim 14 , wherein to determine that the memory sub-system is operating within the target operating characteristic based on the threshold success rate associated with the plurality of error control operations using the particular parameter, the processing device is to:

determine that the particular parameter retrieves user data for at least a second threshold number of error control operations out of the plurality of error control operations while performing read operations.

20. The non-transitory computer-readable storage medium of claim 14 , wherein to determine that the additional error control operations are triggered for at least the first threshold number of read operations using the particular parameter during the sticky read mode, the processing device is to:

determine that the additional error control operations are triggered for at least the first threshold number of read operations out of a specified number of read operations using the particular parameter during the sticky read mode.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 15, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 051041/0317 →
RELEASE OF SECURITY INTEREST Recorded Oct 14, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050724/0392 →
SUPPLEMENT NO. 12 TO PATENT SECURITY AGREEMENT Recorded Apr 19, 2019
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 048948/0677 →
SUPPLEMENT NO. 3 TO PATENT SECURITY AGREEMENT Recorded Apr 19, 2019
From: MICRON TECHNOLOGY, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 048951/0902 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 31, 2018
From: SINGIDI, HARISH; MUCHHERLA, KISHORE; MALSHE, ASHUTOSH; RAYAPROLU, VAMSI; RATNAM, SAMPATH; PADILLA, RENATO, JR.; MILLER, MICHAEL
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047374/0879 →