IP Library Granted Patent US 11,133,331
Granted Patent B2
US 11,133,331 · App. 16/180,223 · Granted Sep 28, 2021

Integrated tensile strained silicon NFET and compressive strained silicon-germanium PFET implemented in FinFET technology

Inventors: Qing Liu (Irvine, CA); Pierre Morin (Kessel-Lo, BE)
Assignee: STMicroelectronics, Inc.
H01L27/1211H01L21/0217H01L21/02164H01L21/02592H01L21/02598H01L21/02694H01L21/3081H01L21/31051H01L21/324H01L21/823807H01L21/823821H01L21/845H01L27/0924H01L29/0649H01L29/1054H01L29/66795H01L29/785H01L29/7849
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,133,331
App. No.
16/180,223
Granted
Sep 28, 2021
Kind
B2
Abstract

A tensile strained silicon layer is patterned to form a first group of fins in a first substrate area and a second group of fins in a second substrate area. The second group of fins is covered with a tensile strained material, and an anneal is performed to relax the tensile strained silicon semiconductor material in the second group of fins and produce relaxed silicon semiconductor fins in the second area. The first group of fins is covered with a mask, and silicon-germanium material is provided on the relaxed silicon semiconductor fins. Germanium from the silicon germanium material is then driven into the relaxed silicon semiconductor fins to produce compressive strained silicon-germanium semiconductor fins in the second substrate area (from which p-channel finFET devices are formed). The mask is removed to reveal tensile strained silicon semiconductor fins in the first substrate area (from which n-channel finFET devices are formed).

Claims (20)

1. A method, comprising:

depositing a hard mask on a tensile strained semiconductor layer of a substrate;

patterning said hard mask and tensile strained semiconductor layer into a plurality of fins;

forming and patterning a tensile strained material so that the tensile strained material covers the plurality of fins;

performing an anneal which relaxes the tensile strained semiconductor material in the plurality of fins resulting in a relatively lower tensile strain in the plurality of fins;

forming a semiconductor material on the plurality of fins, the semiconductor material including germanium; and

driving germanium from the semiconductor material into the plurality of fins to produce compressive strained semiconductor fins.

2. The method of claim 1 , further comprising using the compressive strained semiconductor fins to produce finFET transistors.

3. The method of claim 2 , wherein the finFET transistors are p-type transistors.

4. The method of claim 1 , wherein the tensile strained material is tensile strained silicon nitride.

5. The method of claim 1 , wherein forming the semiconductor material comprises epitaxially growing semiconductor material including germanium on exposed semiconductor surfaces of the plurality of fins.

6. The method of claim 1 , wherein forming the semiconductor material comprises depositing amorphous semiconductor material including germanium On exposed semiconductor surfaces of the plurality of fins.

7. The method of claim 1 , further comprising producing finFET transistors using the compressive strained semiconductor fins by:

forming a dummy gate extending over the compressive strained semiconductor fins, said dummy gate including a polysilicon material;

forming sidewall spacers on the dummy gate; and

replacing the polysilicon material of the dummy gate with a replacement metal gate structure.

8. The method of claim 1 , wherein the substrate is a silicon on insulator type substrate.

9. The method of claim 7 , wherein forming sidewall spacers comprises:

forming an oxide sidewall spacer; and

forming a nitride sidewall spacer on the oxide sidewall spacer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 7, 2024
From: STMICROELECTRONICS, INC.
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 068814/0783 →
Continuity (3)
Continuation 15432492 · Feb 14, 2017
Division 14705291 · May 6, 2015
Related Publication 20190081079A1 · Mar 14, 2019