IP Library › Granted Patent US 10,705,367
Granted Patent B2
US 10,705,367 · App. 16/180,419 · Granted Jul 7, 2020

Touch display panel having touch line formed on the same layer as the gate line

Inventors: Zhengkui Wang (Beijing, CN); Jian Sun (Beijing, CN); Fei Huang (Beijing, CN); Jiguo Wang (Beijing, CN); Yun Qiao (Beijing, CN); Xiaozhou Zhan (Beijing, CN); Han Zhang (Beijing, CN); Zhen Wang (Beijing, CN); Wenwen Qin (Beijing, CN); Lele Cong (Beijing, CN); Peng Liu (Beijing, CN); Jianjun Zhang (Beijing, CN)
Assignee: BOE TECHNOLOGY GROUP CO., LTD.
G02F1/13338G02F1/1368G02F1/133345G02F1/136286G06F3/044G06F3/0412G06F3/0443G06F3/04164G02F2201/121G06F2203/04103
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,705,367
App. No.
16/180,419
Granted
Jul 7, 2020
Kind
B2
Abstract

An array substrate includes a base substrate, a plurality of first signal lines extending in a first direction, a plurality of second signal lines located on a different layer from the first signal lines and extending in a second direction intersecting the first direction, and a plurality of touch signal lines extending in the second direction disposed on the base substrate. Each touch signal line includes a first touch line segment and a second touch line segment, the first touch line segment disposed on the same layer as the first signal lines, and at least partially overlapping with at least one of the second signal lines in a direction perpendicular to a surface of the base substrate, the second touch line segment disposed on a different layer from the first signal lines, and the first touch line segment electrically connected with the second touch line segment through a first via.

Claims (33)

1. An array substrate, comprising:

a base substrate;

a plurality of first signal lines, disposed on the base substrate and extending in a first direction;

a plurality of second signal lines, disposed on the base substrate and located on a different layer from the first signal lines, and extending in a second direction intersecting the first direction;

a plurality of touch signal lines, disposed on the base substrate and extending in the second direction;

a second insulating layer, covering the second signal line;

a common electrode, disposed on the second insulating layer;

a third via, penetrating the second insulating layer,

wherein each of the touch signal lines comprises a first touch line segment and a second touch line segment, the first touch line segment is disposed on the same layer as the first signal lines, and is at least partially overlapped with at least one of the second signal lines in a direction perpendicular to a surface of the base substrate, the second touch line segment is disposed on a different layer from the first signal lines, and the first touch line segment and the second touch line segment are electrically connected with each other through a first via,

the first signal line is a gate line configured to transmit a gate signal; and the second signal line is a display data line configured to transmit a display data signal, and

the common electrode comprises a plurality of sub-electrodes acting as touch electrodes in a multiplexing manner, each of the plurality of sub-electrodes is electrically connected with a corresponding touch signal line via the third via.

2. The array substrate according to claim 1 , further comprising a plurality of dummy signal lines disposed on the base substrate and extending in the second direction;

wherein each of the dummy signal lines comprises a first dummy line segment and a second dummy line segment, the first dummy line segment is disposed on the same layer as the first signal lines and is at least partially overlapped with at least one of the second signal lines, which is not overlapped with the touch signal lines, in the direction perpendicular to the surface of the base substrate, the second dummy line segment is disposed on a different layer from the first signal lines, and the first dummy line segment and the second dummy line segment are electrically connected with each other through a second via.

3. The array substrate according to claim 1 , further comprising a first insulating layer, wherein the first insulating layer covers the gate line, the first via penetrates the first insulating layer, and the second touch line segment is located on the same layer as the display data line and is disposed on the first insulating layer.

4. The array substrate according to claim 1 , wherein the touch signal lines do not overlap with a gap region of the plurality of sub-electrodes in the first direction.

5. The array substrate according to claim 1 , wherein the third via and a gap region between the plurality of sub-electrodes do not overlap with each other.

6. The array substrate according to claim 1 , wherein a plurality of adjacent touch signal lines are electrically connected with each other through a connection portion which is located on a same layer as the first touch line segment and extends in the first direction.

7. The array substrate according to claim 1 , further comprising a plurality of sub-pixels defined by intersections of the first signal lines and the second signal lines, wherein each sub-pixel comprises a thin film transistor as a switching element, the first touch line segment or the second touch line segment does not overlap with the thin film transistor in the direction perpendicular to the surface of the base substrate.

8. The array substrate according to claim 1 , wherein the touch signal line is a metal signal line.

9. A touch display panel, comprising the array substrate according to claim 1 .

10. The touch display panel according to claim 9 , wherein the touch display panel is a liquid crystal display panel.

11. A manufacturing method of an array substrate, comprising:

forming, on a base substrate, a plurality of first signal lines extending in a first direction and first touch line segments of a plurality of touch signal lines extending in a second direction intersecting the first direction;

forming, on the plurality of first signal lines and the first touch line segments, a plurality of second signal lines extending in the second direction and second touch line segments of a plurality of touch signal lines extending in the second direction;

forming a second insulating layer to cover the second signal line;

forming a common electrode on the second insulating layer;

forming a third via that penetrates the second insulating layer,

wherein the first touch line segments are located on a same layer as the first signal lines, and at least partially overlap with at least one of the second signal lines in a direction perpendicular to a surface of the base substrate, the second touch line segments are located at a different layer from the first signal lines, and the first touch line segments and the second touch line segments are electrically connected through the first via,

the first signal line is a gate line configured to transmit a gate signal; and the second signal line is a display data line configured to transmit a display data signal, and

the common electrode comprises a plurality of sub-electrodes acting as touch electrodes in a multiplexing manner, each of the plurality of sub-electrodes is electrically connected with a corresponding touch signal line via the third via.

12. The array substrate according to claim 2 , further comprising a first insulating layer, wherein the first insulating layer covers the gate line, the first via penetrates the first insulating layer, and the second touch line segment is located on the same layer as the display data line and is disposed on the first insulating layer.

13. The array substrate according to claim 2 , wherein the touch signal lines do not overlap with a gap region of the plurality of sub-electrodes in the first direction.

14. The array substrate according to claim 2 , wherein the third via and a gap region between the plurality of sub-electrodes do not overlap with each other.

Assignments (12)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2018
From: SUN, JIAN
To: BOE TECHNOLOGY GROUP CO., LTD.; ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.
Reel/Frame 047411/0016 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2018
From: WANG, JIGUO
To: BOE TECHNOLOGY GROUP CO., LTD.; ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.
Reel/Frame 047411/0102 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2018
From: WANG, ZHEN
To: BOE TECHNOLOGY GROUP CO., LTD.; ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.
Reel/Frame 047411/0892 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2018
From: QIN, WENWEN
To: BOE TECHNOLOGY GROUP CO., LTD.; ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.
Reel/Frame 047411/0958 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2018
From: CONG, LELE
To: BOE TECHNOLOGY GROUP CO., LTD.; ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.
Reel/Frame 047411/0980 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2018
From: LIU, PENG
To: BOE TECHNOLOGY GROUP CO., LTD.; ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.
Reel/Frame 047412/0046 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2018
From: HUANG, FEI
To: BOE TECHNOLOGY GROUP CO., LTD.; ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.
Reel/Frame 047418/0771 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2018
From: QIAO, YUN
To: BOE TECHNOLOGY GROUP CO., LTD.; ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.
Reel/Frame 047418/0775 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2018
From: ZHAN, XIAOZHOU
To: BOE TECHNOLOGY GROUP CO., LTD.; ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.
Reel/Frame 047418/0802 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2018
From: ZHANG, HAN
To: BOE TECHNOLOGY GROUP CO., LTD.; ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.
Reel/Frame 047419/0222 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2018
From: ZHANG, JIANJUN
To: BOE TECHNOLOGY GROUP CO., LTD.; ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.
Reel/Frame 047419/0300 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2018
From: WANG, ZHENGKUI
To: BOE TECHNOLOGY GROUP CO., LTD.; ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.
Reel/Frame 048099/0060 →
Priority Claims (1)
CN 2018 1 0103497 · Feb 1, 2018 · national
Continuity (1)
Related Publication 20190235294A1 · Aug 1, 2019
Cited By (1)
US 12,314,525