IP Library › Granted Patent US 10,890,814
Granted Patent B2
US 10,890,814 · App. 16/188,623 · Granted Jan 12, 2021

Display having dummy sub-pixels with dummy color resists

Inventor: Chung-Ping Hsu (Hsin-Chu, TW)
Assignee: AU OPTRONICS CORPORATION
G02F1/13454G02F1/1368G02F1/136286H01L27/124H01L27/322H01L27/3223G02F2001/133388G02F2001/136222H01L27/3213H01L27/3276H01L27/3288
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,890,814
App. No.
16/188,623
Granted
Jan 12, 2021
Kind
B2
Abstract

A pixel structure substrate includes a first substrate, a plurality of first, second, and third color resists, at least two dummy color resists, and at least one transfer electrode. The first substrate has a display area and a periphery area, where the periphery area has a plurality of dummy pixels, each dummy pixel includes at least three dummy sub-pixels, and the display area has a plurality of sub-pixel units. The first, the second, and the third color resists are respectively disposed on at least some of the sub-pixel units. The at least two dummy color resists are disposed in a first one and a second one in the three dummy sub-pixels included in at least one dummy pixel, and a third one does not include the dummy color resists and the first, the second, and the third color resists. The at least one transfer electrode is disposed in the third one in the three dummy sub-pixels included in the at least one dummy pixel.

Claims (37)

1. A pixel structure substrate, comprising:

a first substrate, having a display area and a periphery area, wherein the periphery area is located adjacent to an edge of the display area;

a first dummy pixel, disposed on the periphery area, comprising a first dummy sub-pixel, a second dummy sub-pixel, and a third dummy sub-pixel;

a plurality of sub-pixel units, disposed on the display area, wherein each of the sub-pixel units comprises one active element and one pixel electrode, the pixel electrode is electrically connected to the active element, and the active element is electrically connected to one corresponding signal line;

a plurality of first color resists, disposed on at least some of the sub-pixel units;

a plurality of second color resists, disposed on at least some of the sub-pixel units;

a plurality of third color resists, disposed on at least some of the sub-pixel units;

a peripheral drive circuit, disposed on the periphery area, comprising one drive element;

a first dummy color resist, disposed in the first dummy sub-pixel;

a second dummy color resist, disposed in the second dummy sub-pixel, wherein the third dummy sub-pixel of the first dummy pixel does not comprise any dummy color resists; and

a transfer electrode, disposed in the first dummy pixel, wherein the drive element of the peripheral drive circuit is electrically connected to a first corresponding signal line via the transfer electrode;

wherein the first color resists, the second color resists, the third color resists are in different colors.

2. The pixel structure substrate according to claim 1 , wherein the third dummy sub-pixel in the first dummy pixels is located between the first dummy sub-pixel and the second dummy sub-pixel of the first dummy pixel.

3. The pixel structure substrate according to claim 1 , further comprising a plurality of fourth color resists disposed on some of the sub-pixel units;

wherein the first dummy pixel further comprises a four dummy sub-pixel, and the fourth dummy sub-pixel in the first dummy pixel does not comprise any dummy color resists; and

wherein the first dummy color resist and the second dummy color resist are in different colors.

4. The pixel structure substrate according to claim 3 , wherein the transfer electrode is disposed in one of the third dummy sub-pixel and the fourth dummy sub-pixel.

5. The pixel structure substrate according to claim 4 , wherein the third dummy sub-pixel and the fourth dummy sub-pixel in the first dummy pixel are both located between the first dummy sub-pixel and the second dummy sub-pixel of the first dummy pixel.

6. The pixel structure substrate according to claim 3 , wherein the first dummy sub-pixel, the second dummy sub-pixel, the third dummy sub-pixel, and the fourth dummy sub-pixel are arranged in four columns.

7. The pixel structure substrate according to claim 6 , wherein a first pair of the four columns are located between the display area and a second pair of the four columns; and

wherein the first pair of the four columns are the third dummy sub-pixel and the fourth dummy sub-pixel in the first dummy pixel.

8. The pixel structure substrate according to claim 1 , wherein the one corresponding signal line comprises a data line or a scan line.

9. The pixel structure substrate according to claim 1 , further comprising a reference electrode bus-line disposed on the first substrate, wherein the reference electrode bus-line is located between the peripheral drive circuit and the transfer electrode, the reference electrode is electrically connected to a plurality of signal lines, and the reference electrode overlaps with one of the first dummy color resist and the second dummy color resist.

10. A display panel, comprising:

a first substrate, having a display area and a periphery area, wherein the periphery area is located adjacent to an edge of the display area;

a first dummy pixel, disposed on the periphery area, comprising a first dummy sub-pixel, a second dummy sub-pixel, and a third dummy sub-pixel;

a plurality of sub-pixel units, disposed on the display area, wherein each of the sub-pixel units comprises one active element and one pixel electrode, the pixel electrode is electrically connected to the active element, and the active element is electrically connected to one corresponding signal line;

a plurality of first color resists, disposed on at least some of the sub-pixel units;

a plurality of second color resists, disposed on at least some of the sub-pixel units;

a plurality of third color resists, disposed on at least some of the sub-pixel units;

a peripheral drive circuit, disposed on the periphery area, comprising one drive element;

a first dummy color resist, disposed in the first dummy sub-pixel;

a second dummy color resist, disposed in the second dummy sub-pixel, wherein the third dummy sub-pixel of the first dummy pixel does not comprise any dummy color resists;

a transfer electrode, disposed in the first dummy pixel, wherein the drive element of the peripheral drive circuit is electrically connected to a first corresponding signal line via the transfer electrode;

a second substrate, disposed corresponding to the first substrate; and

a display medium, disposed between the first substrate and the second substrate;

wherein the first color resists, the second color resists, the third color resists are in different colors.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 13, 2018
From: HSU, CHUNG-PING
To: AU OPTRONICS CORPORATION
Reel/Frame 047483/0087 →
Priority Claims (1)
TW 106141501 A · Nov 29, 2017 · national
Continuity (1)
Related Publication 20190163005A1 · May 30, 2019
Cited By (1)
US 12,750,158