IP Library Granted Patent US 11,169,208
Granted Patent B2
US 11,169,208 · App. 16/205,765 · Granted Nov 9, 2021

Inspection device

Inventor: Matthias Klemm (Paderborn, DE)
Assignee: DSPACE DIGITAL SIGNAL PROCESSING AND CONTROL ENGINEERING GMBH
G01R31/31727G01R31/31712G05B19/042G06F1/08G05B2219/23446G05B2219/25041
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,169,208
App. No.
16/205,765
Granted
Nov 9, 2021
Kind
B2
Abstract

A checking apparatus can test at least one first closed-loop control unit. The checking apparatus can include a first timing transmission unit which can generate a first periodic timing signal from a first time signal, and which can output the first periodic timing signal to a first PLL. The check device can further include a first oscillator which can generate a second periodic timing signal and which can output the second periodic timing signal to a second PLL. The checking device can additionally include a first clock, and can forward a first clock signal to a first input/output unit, and/or to a first computation unit. A first changeover signal can be used to control a first multiplexer such that depending on a state of the first changeover signal, the first multiplexer can forward either a first frequency-stabilized timing signal or a second frequency-stabilized timing signal to the first clock.

Claims (10)

1. A checking apparatus for testing at least one first closed-loop control unit, wherein the checking apparatus comprises at least: a first computation unit for executing a model code, the model code being able to be used to provide a simulated controlled system signal for stimulating the closed-loop control unit and to manipulate an actuator signal of the closed-loop control unit, and a first time signal converter unit having at least

(i) a first time signal interface for picking up a first time signal of a global time signal source, and (ii) a changeover signal transmission unit configured to provide a first changeover signal for forwarding to a first multiplexer, and (iii) a first timing transmission unit configured to generate a first periodic timing signal from the first time signal and to output the first periodic timing signal to a first PLL, and wherein the checking apparatus furthermore comprises:

(a) a first oscillator configured to generate a second periodic timing signal and to output the second periodic timing signal to a second PLL, and

(b) a first clock, firstly connected to the first multiplexer by means of a timing signal line and secondly configured to forward a first clock signal to a first input/output unit and/or the first computation unit,

wherein a first multiplexer input of the first multiplexer is connected to a first PLL output of the first PLL to transmit a first frequency-stabilized timing signal in the direction of the first multiplexer, and

wherein a second multiplexer input of the first multiplexer is connected to a second PLL output of the second PLL to transmit a second frequency-stabilized timing signal in the direction of the first multiplexer, and

wherein the first changeover signal is provided to be used to control the first multiplexer such that depending on a state of the changeover signal the first multiplexer can be used to forward either the first frequency-stabilized timing signal or the second frequency-stabilized timing signal to the first clock, and wherein the first clock is configured so as, depending on the state of the changeover signal, to process either the first frequency-stabilized timing signal or the second frequency-stabilized timing signal to generate the first clock signal.

2. The checking apparatus as claimed in claim 1 , wherein the first computation unit and/or the first input/output unit is configured to link the first clock signal to calculated data of the first computation unit and/or to data that have been received via input/output interfaces of the first input/output unit.

3. The checking apparatus as claimed in claim 1 , wherein the changeover signal transmission unit and a time message transmission unit are configured to perform a change of state for the first changeover signal when a predefined absolute time value provided by the time message transmission unit is present.

4. The checking apparatus as claimed in claim 2 , wherein the changeover signal transmission unit and a time message transmission unit are configured to perform a change of state for the first changeover signal when a predefined absolute time value provided by the time message transmission unit is present.

Assignments (2)
CHANGE OF NAME Recorded Apr 27, 2022
From: DSPACE DIGITAL SIGNAL PROCESSING AND CONTROL ENGINEERING GMBH
To: DSPACE GMBH
Reel/Frame 059805/0740 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 30, 2018
From: KLEMM, MATTHIAS
To: DSPACE DIGITAL SIGNAL PROCESSING AND CONTROL ENGINEERING GMBH
Reel/Frame 047692/0283 →
Priority Claims (1)
DE 102016006361.0 · May 30, 2016 · national
Continuity (2)
Continuation PCTEP2017060502 · May 3, 2017
Related Publication 20190107577A1 · Apr 11, 2019