IP Library Granted Patent US 10,707,243
Granted Patent B2
US 10,707,243 · App. 16/207,747 · Granted Jul 7, 2020

Display device including gate lines and gate lead-out lines formed in same layer

Inventors: Tetsuya Kawamura (Hyogo, JP); Hironori Yasukawa (Hyogo, JP)
Assignee: Panasonic Liquid Crystal Display Co., Ltd.
H01L27/124G02F1/13G02F1/13452G09G3/3674G09G2300/0426G09G2310/0281
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,707,243
App. No.
16/207,747
Granted
Jul 7, 2020
Kind
B2
Abstract

Provided is a display device, including: a plurality of gate lines extending in a first direction; a plurality of source lines extending in a second direction; a gate driver configured to output a gate signal; and a plurality of gate lead-out lines extending in the second direction and being configured to transmit the gate signal to the plurality of gate lines, in which each of the plurality of gate lines is electrically connected to at least one of the plurality of gate lead-out lines, and at least one of the plurality of gate lines is electrically connected to at least two of the plurality of gate lead-out lines.

Claims (28)

1. A display device, comprising:

a gate driver configured to output a gate signal;

a source driver configured to output a source signal;

a plurality of gate lines extending in a first direction and formed on a display region, including a first gate line and a second gate line;

a plurality of source lines formed on the display region, extending in a second direction different from the first direction and including a first source line and a second source line;

a plurality of gate lead-out lines formed on the display region, extending in the second direction and being configured to transmit the gate signal output from the gate driver to the plurality of gate lines and including a first gate lead-out line and a second gate lead-out line;

a first insulating layer formed on the plurality of gate lines and the plurality of gate lead-out lines; and

a bridge line formed on the first insulating layer above the second gate line, wherein:

the first gate line connects to the first gate lead-out line at a first connecting portion,

the plurality of gate lines and the plurality of gate lead-out lines are formed in a same layer,

the first gate line is arranged at a position closer to a location where the gate driver is arranged than the second gate line,

the first gate lead-out line has a first part and second part,

the second gate line passes through between the first part and the second part,

the bridge line electrically connects the first part to the second part, and

the first connecting portion is disposed between the bridge line and the gate driver.

2. The display device according to claim 1 , wherein

the display region has a first side being close to the gate driver and a second side being opposite to the first side, and

the first gate lead-out line is extending to the second side of the display region.

3. The display device according to claim 2 , wherein

the plurality of gate lead-out lines are overlapped with the plurality of source lines in plan view, respectively.

4. The display device according to claim 3 , further comprising:

a second insulating layer formed on the bridge line; and

a pixel electrode located between the first source line and the second source line and electrically connected to the first source line, wherein

the first source line is overlapped with the first gate lead-out line in plan view, and

the first source line and the pixel electrode are formed on the second insulating layer.

5. The display device according to claim 4 , further comprising:

a third insulating layer formed on the first source line and the pixel electrode; and

a common electrode formed on the third insulating layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2023
From: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 064292/0775 →
Priority Claims (1)
JP 2014-199436 · Sep 29, 2014 · national
Continuity (3)
Continuation 15728116 · Oct 9, 2017
Continuation 14867430 · Sep 28, 2015
Related Publication 20190103417A1 · Apr 4, 2019