IP Library Granted Patent US 10,831,396
Granted Patent B2
US 10,831,396 · App. 16/224,422 · Granted Nov 10, 2020

Data storage organization based on one or more stresses

Inventors: Ryan G. Fisher (Boise, ID); Rahul M. Jairaj (Boise, ID)
Assignee: Micron Technology, Inc.
G06F3/0647G06F3/0604G06F3/0679
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,831,396
App. No.
16/224,422
Granted
Nov 10, 2020
Kind
B2
Abstract

A memory sub-system comprises a number of memory components and a processing device configured to move data stored in the number of memory components based, at least partially, on a stress profile corresponding to the number of memory components.

Claims (43)

1. A system, comprising:

a number of memory components; and

a processing device configured to:

move data stored in the number of memory components based, at least partially, on a stress profile corresponding to the number of memory components and on a prioritization profile, wherein the prioritization profile is based on:

a data type including whether the data is stored as single level cell data or as multilevel cell data; and

a storage term; and

determine a destination location for the data to be moved based at least on whether the data is stored as single level cell data or as multilevel cell data.

2. The system of claim 1 , wherein the stress profile comprises a thermal profile as measured by a number of temperature sensors within the system.

3. The system of claim 2 , wherein the number of temperature sensors comprise at least one temperature sensor local to each respective one of the number of memory components.

4. The system of claim 2 , wherein the thermal profile is determined based on thermal sources internal to the system and on thermal sources external to the system.

5. The system of claim 1 , wherein the processing device is further configured to:

receive a command to write data to the number of memory components; and

determine a location within the number memory components to which the data is to be written based on the stress profile.

6. The system of claim 1 , wherein the system comprises a storage system and the number of memory components comprise respective NAND flash memory components.

7. The system of claim 6 , wherein the number of NAND flash memory components each comprise a plurality of NAND dies associated with respective temperature sensors used to determine the stress profile.

8. The system of claim 6 , wherein the storage system comprises one of:

a solid state drive (SSD);

a universal flash storage (UFS) device; or

an embedded MultiMediaCard (eMMC) device.

9. The system of claim 1 , wherein:

the system is a storage system coupled to an external host processor;

the processing device is located on a controller of the storage system; and

the controller is configured to write data received from the external host processor to a particular location among the number of memory components based on the stress profile.

10. The system of claim 1 , wherein:

the system is a storage system coupled to an external host processor;

the processing device is located on a controller of the storage system; and

the moving of the data stored in the number of memory components based, at least partially, on the stress profile is performed by the controller as a background process.

11. A method, comprising:

determining a stress profile corresponding to a memory sub-system comprising a plurality of memory components; and

adjusting physical locations at which data is stored within the memory sub-system based, at least partially, on the stress profile and on a prioritization profile corresponding to the memory sub-system;

wherein the prioritization profile is based on:

a data type including whether the data is stored as single level cell data or as multilevel cell data; and

a storage term; and

wherein adjusting physical locations at which data is stored within the memory sub-system based on the prioritization profile includes determining where to move the data based on whether the data is single level cell data or multilevel cell data.

12. The method of claim 11 , wherein the stress profile is a thermal profile corresponding to the memory sub-system, and wherein the method comprises moving data stored within the memory subsystem responsive to a determined change in the thermal profile.

13. The method of claim 12 , wherein the change in the thermal profile indicates an increase in temperature to a particular memory component, and wherein the method further comprises, responsive to data stored in the particular memory component being multilevel cell data, moving the multilevel cell data to a different memory component determined to have a lower temperature than the particular memory component.

14. A non-transitory computer readable storage medium comprising instructions that, when executed by a processing device, cause the processing device to:

determine a stress profile corresponding to a memory sub-system comprising a plurality of memory components;

determine a prioritization profile corresponding to the memory sub-system, wherein the prioritization profile is based on a data type that includes whether the data is stored as single level cell data or as multilevel cell data; and

determine physical locations at which data is to be stored within the memory sub-system based, at least partially, on the stress profile; and

adjust physical locations at which data is stored within the memory sub-system based on the prioritization profile, wherein adjusting the physical locations at which data is stored includes determining where to move the data based on whether the data is single level cell data or multilevel cell data.

15. The non-transitory computer readable storage medium of claim 14 , wherein the processing device is part of a controller of the memory sub-system, and wherein the controller is configured to receive the data from a host processor to which the memory sub-system is coupled.

16. The non-transitory computer readable storage medium of claim 14 , wherein the stress profile is a thermal stress profile, and wherein the non-transitory computer readable medium further comprises instructions executable to, as a background operation, move the data stored within the memory sub-system from a first physical location to a different physical location responsive to a determined change in the thermal stress profile.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 15, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 051041/0317 →
RELEASE OF SECURITY INTEREST Recorded Oct 14, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050724/0392 →
SUPPLEMENT NO. 12 TO PATENT SECURITY AGREEMENT Recorded Apr 19, 2019
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 048948/0677 →
SUPPLEMENT NO. 3 TO PATENT SECURITY AGREEMENT Recorded Apr 19, 2019
From: MICRON TECHNOLOGY, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 048951/0902 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2018
From: FISHER, RYAN G.; JAIRAJ, RAHUL M.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047810/0475 →
Continuity (1)
Related Publication 20200192595A1 · Jun 18, 2020
Cited By (2)
US 12,387,020 US 12,632,775