IP Library › Granted Patent US 10,732,654
Granted Patent B2
US 10,732,654 · App. 16/235,631 · Granted Aug 4, 2020

Automatic input/output voltage control

Inventors: Richard Edwin Hubbard (Allen, TX); Richard Sterling Broughton (Dallas, TX); Vijayalakshmi Devarajan (Plano, TX)
Assignee: TEXAS INSTRUMENTS INCORPORATED
G05F1/465H03K3/3565H03K5/24H03K17/005
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,732,654
App. No.
16/235,631
Granted
Aug 4, 2020
Kind
B2
Abstract

An integrated circuit includes an input terminal, an input buffer circuit, an interface voltage control circuit, an output voltage selection circuit, an output driver circuit, and an output terminal. The input buffer circuit is coupled to the input terminal. The interface voltage control circuit is coupled to the input terminal. The output voltage selection circuit is coupled to the interface voltage control circuit. The output driver circuit is coupled to the output voltage selection circuit. The output terminal is coupled to the output driver circuit.

Claims (104)

1. A system, comprising:

a first integrated circuit, comprising:

an open drain output terminal; and

an input terminal;

a pull-up resistor coupled to the open drain output terminal; and

a second integrated circuit comprising:

an input terminal coupled to the open drain output terminal;

an interface voltage control circuit coupled to the input terminal of the second integrated circuit;

an output voltage selection circuit coupled to the interface voltage control circuit;

an output driver circuit coupled to the output voltage selection circuit; and

an output terminal coupled to the output driver circuit and the input terminal of the first integrated circuit.

2. The system of claim 1 , wherein the interface voltage control circuit comprises a comparator circuit, and the comparator circuit comprises:

a first input coupled to the input terminal of the second integrated circuit;

a second input coupled to a reference voltage source; and

an output coupled to the output voltage selection circuit.

3. The system of claim 2 , wherein:

the comparator circuit comprises:

a transistor comprising:

a first terminal coupled to the input terminal of the second integrated circuit; and

a second terminal coupled to the reference voltage source; and

a Schmitt trigger circuit comprising:

an input coupled to a third terminal of the transistor; and

the interface voltage control circuit comprises a latch circuit comprising:

an input coupled to an output of the Schmitt trigger circuit; and

an output coupled to the output voltage selection circuit.

4. The system of claim 1 , wherein the interface voltage control circuit comprises:

a comparator circuit comprising a first input coupled to the input terminal of the second integrated circuit;

a state machine circuit comprising an input coupled to an output of the comparator circuit; and

a latch circuit comprising:

an input coupled to a first output of the state machine; and

an output coupled to the output voltage selection circuit.

5. The system of claim 4 , wherein the interface voltage control circuit comprises a voltage multiplexer circuit comprising:

an output coupled to a second input of the comparator circuit;

a first input coupled to a second output of the state machine circuit;

a second input coupled to a first reference voltage source; and

a third input coupled to a second reference voltage source.

6. The system of claim 1 , wherein the output voltage selection circuit comprises:

a first input coupled to a first power supply voltage source;

a second input coupled to a second power supply voltage source;

a third input coupled to an output of the interface voltage control circuit; and

an output coupled to the output driver circuit.

7. The system of claim 6 , wherein the second integrated circuit comprises a voltage regulator circuit comprising:

an input coupled to the first power supply voltage source; and

an output that is the second power supply voltage source.

8. An integrated circuit, comprising:

an input terminal;

an input buffer circuit coupled to the input terminal;

an interface voltage control circuit coupled to the input terminal;

an output voltage selection circuit coupled to the interface voltage control circuit;

an output driver circuit coupled to the output voltage selection circuit; and

an output terminal coupled to the output driver circuit;

wherein the interface voltage control circuit comprises a comparator circuit, and the comparator circuit comprises:

a first input coupled to the input terminal;

a second input coupled to a reference voltage source; and

an output coupled to the output voltage selection circuit.

9. The integrated circuit of claim 8 , wherein:

the comparator circuit comprises:

a transistor comprising:

a first terminal coupled to the input terminal; and

a second terminal coupled to the reference voltage source; and

a Schmitt trigger circuit comprising:

an input coupled to a third terminal of the transistor; and

the interface voltage control circuit comprises a latch circuit comprising:

an input coupled to an output of the Schmitt trigger circuit; and

an output coupled to the output voltage selection circuit.

10. An integrated circuit, comprising:

an input terminal;

an input buffer circuit coupled to the input terminal;

an interface voltage control circuit coupled to the input terminal;

an output voltage selection circuit coupled to the interface voltage control circuit;

an output driver circuit coupled to the output voltage selection circuit; and

an output terminal coupled to the output driver circuit;

wherein the interface voltage control circuit comprises:

a comparator circuit comprising a first input coupled to the input terminal;

a state machine circuit comprising an input coupled to an output of the comparator circuit; and

a latch circuit comprising:

an input coupled to a first output of the state machine circuit; and

an output coupled to the output voltage selection circuit.

11. The integrated circuit of claim 10 , wherein the interface voltage control circuit comprises a voltage multiplexer circuit comprising:

an output coupled to a second input of the comparator circuit;

a first input coupled to a second output of the state machine circuit;

a second input coupled to a first reference voltage source; and

a third input coupled to a second reference voltage source.

12. An integrated circuit, comprising:

an input terminal configured to receive an input signal;

an input buffer circuit coupled to the input terminal, and configured to drive the input signal to an internal circuit;

an interface voltage control circuit coupled to the input terminal, and configured to identify a power supply voltage corresponding to a voltage provided at the input terminal;

an output terminal configured to provide an output signal;

an output driver circuit coupled to the output terminal, and configured to drive the output signal to the output terminal;

an output voltage selection circuit coupled to the interface voltage control circuit and the output driver circuit, and configured to provide the power supply voltage identified by the interface voltage control circuit to the output driver circuit;

wherein the interface voltage control circuit comprises a comparator circuit configured to compare the voltage provided at the input terminal to a reference voltage.

13. The integrated circuit of claim 12 , wherein the interface voltage control circuit comprises a latch coupled to the comparator circuit and the output voltage selection circuit, and configured to latch an output signal generated by the comparator circuit and provide the latched output signal to the output voltage selection circuit; wherein the output signal identifies the power supply voltage.

14. An integrated circuit, comprising:

an input terminal configured to receive an input signal;

an input buffer circuit coupled to the input terminal, and configured to drive the input signal to an internal circuit;

an interface voltage control circuit coupled to the input terminal, and configured to identify a power supply voltage corresponding to a voltage provided at the input terminal;

an output terminal configured to provide an output signal;

an output driver circuit coupled to the output terminal, and configured to drive the output signal to the output terminal;

an output voltage selection circuit coupled to the interface voltage control circuit and the output driver circuit, and configured to provide the power supply voltage identified by the interface voltage control circuit to the output driver circuit;

wherein the interface voltage control circuit comprises:

a comparator circuit configured to compare the voltage provided at the input terminal to a reference voltage;

a state machine circuit comprising an input coupled to an output of the comparator circuit; and

a latch coupled to the state machine circuit and the output voltage selection circuit, and configured to latch an output signal generated by the state machine circuit and provide the latched output signal to the output voltage source; wherein the output signal identifies the power supply voltage.

15. The integrated circuit of claim 14 , wherein the interface voltage control circuit comprises a voltage multiplexer circuit coupled to the comparator circuit and the state machine circuit; wherein the voltage multiplexer circuit is configured to route, based on a control signal provided by the state machine circuit, a plurality of reference voltages to the comparator circuit for comparison to the voltage provided at the input terminal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 29, 2019
From: HUBBARD, RICHARD EDWIN; BROUGHTON, RICHARD STERLING; DEVARAJAN, VIJAYALAKSHMI
To: TEXAS INSTRUMENTS INCORPORATED
Reel/Frame 048180/0790 →
Continuity (2)
Provisional Application 62672210 · May 16, 2018
Related Publication 20190354125A1 · Nov 21, 2019