IP Library › Granted Patent US 10,643,948
Granted Patent B2
US 10,643,948 · App. 16/241,116 · Granted May 5, 2020

Film package and package module including the same

Inventors: Jae-Min Jung (Seoul, KR); JiAh Min (Cheongchongbuk-do, KR)
Assignee: Samsung Electronics Co., Ltd.
H01L23/5387H01L21/4853H01L21/563H01L23/3135H01L23/3675H01L23/5386H01L23/552H01L24/16H01L2224/16227H01L2924/1426H01L2924/3025
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,643,948
App. No.
16/241,116
Granted
May 5, 2020
Kind
B2
Abstract

A film package includes a film substrate, a first semiconductor chip on a first surface of the film substrate, a second semiconductor chip on the first surface of the film substrate, and a first conductive film on the first surface of the film substrate. The first conductive film covers the first semiconductor chip and the second semiconductor chip and includes a slit(s) or a notch(es). The slit(s) or notch(es) is/are disposed in a bridge region between the first semiconductor chip and the second semiconductor chip, in a plan view of the package.

Claims (58)

1. A film package comprising:

a film substrate having a first surface and a second surface that are opposite to each other;

a first semiconductor chip on the first surface of the film substrate;

a second semiconductor chip on the first surface of the film substrate, the second semiconductor chip spaced apart from the first semiconductor chip; and

a first conductive film on the first surface of the film substrate,

wherein the first conductive film covers the first semiconductor chip and the second semiconductor chip and has at least one slit or at least one notch therein, and

each said at least one slit or each said at least one notch extends in a region of the first conductive film that is between the first semiconductor chip and the second semiconductor chip and delimited by and between a first side and a second side of the first conductive film that are opposite to each other, in a plan view of the film package.

2. The film package of claim 1 , wherein the first conductive film has a thermal conductivity of 200 W/m·K to 100,000 W/m·K.

3. The film package of claim 1 , wherein the first conductive film comprises a metal or a carbon-containing material.

4. The film package of claim 1 , wherein the at least one slit or at least one notch is a plurality of notches, and

the notches are disposed in the first side and the second side of the first conductive film.

5. The film package of claim 1 , wherein the at least one slit or at least one notch is at least one slit extending vertically through the first conductive film between the first semiconductor chip and the second semiconductor chip in a plan view of the film package.

6. The film package of claim 1 , further comprising a second conductive film on the second surface of the film substrate,

wherein the second conductive film overlaps at least one of the first semiconductor chip and the second semiconductor chip in a plan view of the film package.

7. The film package of claim 1 , further comprising a protective film on the first conductive film,

wherein the protective film comprises an insulating material.

8. The film package of claim 1 , further comprising a ground wiring line on the first surface of the film substrate,

wherein the ground wiring line is electrically connected to the first semiconductor chip and the first conductive film.

9. A film package comprising:

a film substrate;

a first semiconductor chip on a first surface of the film substrate;

a second semiconductor chip on the first surface of the film substrate, the second semiconductor chip spaced apart from the first semiconductor chip; and

a first film structure on the first surface of the film substrate and covering the first semiconductor chip and the second semiconductor chip,

wherein the first film structure comprises a metal or a carbon-containing material,

the first film structure has a bridge region disposed between the first semiconductor chip and the second semiconductor chip and delimited by and between a first side and a second side of the first film structure that are opposite to each other, in a plan view of the film package, and

the bridge region has at least one slit or at least one notch therein.

10. The film package of claim 9 , wherein the at least one slit or at least one notch is at least one slit that extends through the first film structure.

11. The film package of claim 9 , wherein the at least one slit or at least one notch is at least one notch disposed in the first side or the second side of the first film structure,

the second semiconductor chip is spaced apart from the first semiconductor chip in a first direction, and

the first side and the second side of the first film structure are parallel to the first direction.

12. The film package of claim 9 , wherein the first film structure includes a conductive film, and

the conductive film has a thermal conductivity of 200 W/m·K to 100,000 W/mk.

13. The film package of claim 9 , wherein the first film structure contacts the first semiconductor chip and the second semiconductor chip.

14. The film package of claim 9 , further comprising a first output wiring line and a first input wiring line on the first surface of the film substrate,

wherein the first output wiring line and the first input wiring line are electrically connected to the first semiconductor chip,

one end of the first output wiring line is adjacent to one side of the film substrate,

one end of the first input wiring line is adjacent to another side of the film substrate, and

the one end of the first output wiring line and the one end of the first input wiring line are exposed by the first film structure.

15. The film package of claim 14 , further comprising a second output wiring line and a second input wiring line on the first surface of the film substrate,

wherein the second output wiring line and the second input wiring line are electrically connected to the second semiconductor chip,

one end of the second output wiring line is adjacent to said one side of the film substrate,

one end of the second input wiring line is adjacent to said another side of the film substrate, and

the one end of the second output wiring line and the one end of the second input wiring line are exposed by the first film structure.

16. A chip on film (COF) package comprising:

a substrate comprising a flexible film of material and having opposite first and second surfaces;

a first semiconductor chip on the first surface of the substrate;

a second semiconductor chip on the first surface of the substrate, the second semiconductor chip spaced apart from the first semiconductor chip in a first direction; and

a film structure comprising a conductive film on the first surface of the substrate and in which side and upper surfaces of the first semiconductor chip and the second semiconductor chip are wrapped,

wherein the film structure has a first side and a second side that are spaced from each other in a second direction perpendicular to the first direction,

the film structure has a first chip region at which the conductive film covers the first semiconductor chip, a second chip region at which the conductive film covers the second semiconductor chip and a bridge region between the first chip region and the second chip region, as viewed in a plan view of the COF package, and

the film structure has at least one slit extending through the bridge region as spaced from the first side and the second side of the film structure or the film structure has at least one notch extending in the bridge region from one of the first side and the second side of the film structure.

17. The COF package of claim 16 , wherein the film structure comprises a thermally conductive film having a thermal conductivity of 200 W/m·K to 100,000 W/m·K.

18. The COF package of claim 16 , wherein the conductive film is a metal film or a film of a carbon-containing material.

19. The COF package of claim 16 , further comprising a second film structure comprising a second conductive film on the second surface of the substrate,

wherein the second conductive film overlaps at least one of the first semiconductor chip and the second semiconductor chip in a plan view of the COF package.

20. The COF package of claim 16 , further comprising an electrically conductive grounding line on the first surface of the substrate,

wherein the conductive film of the film structure is electrically conductive, and

the grounding line is electrically connected to the first semiconductor chip and the conductive film of the film structure.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 15, 2019
From: JUNG, JAE-MIN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 048007/0504 →
Priority Claims (1)
KR 10-2018-0060651 · May 28, 2018 · national
Continuity (1)
Related Publication 20190363051A1 · Nov 28, 2019
Cited By (1)
US 12,701,996