IP Library Granted Patent US 10,796,047
Granted Patent B2
US 10,796,047 · App. 16/254,324 · Granted Oct 6, 2020

Functional safety synthesis

Inventors: Sanjay Pillay (Aust, TX); Arum Kumar Gogineni (Cedar Park, TX); Srikanth Rengarajan (Austin, TX)
Assignee: Mentor Graphics Corporation
G06F30/33G06F30/30G06F30/3323
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,796,047
App. No.
16/254,324
Granted
Oct 6, 2020
Kind
B2
Abstract

This application discloses a computing system implementing a functional safety validation tool to locate a vulnerable section of an electronic system described in a circuit design, select safety circuitry configured to monitor the vulnerable section of the electronic system, and modify the circuit design by inserting the safety circuitry and control circuitry into the circuit design. The control circuitry and the safety circuitry can detect faults in the vulnerable section of the electronic system. The functional safety validation tool can generate a logical equivalency check script for the modified circuit design, wherein a logical equivalency checking tool can be utilized to determine whether the modified circuit design is logically equivalent to the circuit design. The functional safety validation tool can generate a test bench for the modified circuit design, wherein at least one verification tool can be utilized in a verification environment to simulate the modified circuit design.

Claims (41)

1. A method comprising:

locating, by a computing system, a vulnerable section of an electronic system described in a circuit design;

selecting, by the computing system, safety circuitry configured to monitor the vulnerable section of the electronic system;

modifying, by the computing system, the circuit design by inserting the safety circuitry and control circuitry into the circuit design, wherein the control circuitry and the safety circuitry are configured to detect faults in the vulnerable section of the electronic system; and

generating, by the computing system, a shell module for the modified circuit design, which encapsulates the safety circuitry, the control circuitry, and the vulnerable section of the electronic system.

2. The method of claim 1 , further comprising:

generating, by the computing system, a logical equivalency check script for the modified circuit design; and

utilizing, by the computing system, the logical equivalency check script to determine whether the modified circuit design is logically equivalent to the circuit design.

3. The method of claim 1 , further comprising:

generating, by the computing system, a test bench for the modified circuit design; and

simulating, by the computing system in a verification environment, the modified circuit design and the test bench, wherein the test bench provides test stimulus to the modified circuit design in the verification environment.

4. The method of claim 1 , wherein the control circuitry further comprises alarm circuitry having temporal redundancy or spatial redundancy.

5. The method of claim 1 , wherein the safety circuitry is configured to perform at least one of: a parity check, a state machine protocol check, or an error-correcting code check, which detects the faults in the vulnerable section of the electronic system.

6. The method of claim 1 , wherein the safety circuitry corresponds to at least one replica of circuitry described in the circuit design, and wherein the at least one replica of the circuitry, when coupled to the electronic system, is configured to protect against a possible failure of the vulnerable section in the electronic system.

7. An apparatus comprising at least one computer-readable memory device storing instructions configured to cause one or more processing devices to perform operations comprising:

locating a vulnerable section of an electronic system described in a circuit design;

selecting safety circuitry configured to monitor the vulnerable section of the electronic system; and

modifying the circuit design by inserting the safety circuitry and control circuitry into the circuit design, wherein the control circuitry further comprises alarm circuitry having temporal redundancy or spatial redundancy, and wherein the control circuitry and the safety circuitry are configured to detect faults in the vulnerable section of the electronic system.

8. The apparatus of claim 7 , wherein the instructions are configured to cause one or more processing devices to perform operations further comprising generating a shell module for the modified circuit design, which encapsulates the safety circuitry, the control circuitry, and the vulnerable section of the electronic system.

9. The apparatus of claim 7 , wherein the instructions are configured to cause one or more processing devices to perform operations further comprising:

generating a logical equivalency check script for the modified circuit design; and

utilizing the logical equivalency check script to determine whether the modified circuit design is logically equivalent to the circuit design.

10. The apparatus of claim 7 , wherein the instructions are configured to cause one or more processing devices to perform operations further comprising:

generating a test bench for the modified circuit design; and

simulating, in a verification environment, the modified circuit design and the test bench, wherein the test bench provides test stimulus to the modified circuit design in the verification environment.

11. The apparatus of claim 7 , wherein the safety circuitry is configured to perform at least one of a parity check, a state machine protocol check, or an error-correcting code check, which detects the faults in the vulnerable section of the electronic system.

12. The apparatus of claim 7 , wherein the safety circuitry corresponds to at least one replica of circuitry described in the circuit design, and wherein the at least one replica of the circuitry, when coupled to the electronic system, is configured to protect against a possible failure of the vulnerable section in the electronic system.

13. A system comprising:

a memory system configured to store computer-executable instructions; and

a computing system, in response to execution of the computer-executable instructions, is configured to:

locate a vulnerable section of an electronic system described in a circuit design;

select safety circuitry configured to monitor the vulnerable section of the electronic system; and

modify the circuit design by inserting the safety circuitry and control circuitry into the circuit design, wherein the safety circuitry is configured to perform at least one of: a parity check, a state machine protocol check, or an error-correcting code check on the vulnerable section of the electronic system, and wherein the control circuitry and the safety circuitry are configured to detect faults in the vulnerable section of the electronic system.

14. The system of claim 13 , wherein the computing system, in response to execution of the computer-executable instructions, is further configured to generate a shell module for the modified circuit design, which encapsulates the safety circuitry, the control circuitry, and the vulnerable section of the electronic system.

15. The system of claim 13 , wherein the computing system, in response to execution of the computer-executable instructions, is further configured to:

generate a logical equivalency check script for the modified circuit design; and

utilize the logical equivalency check script to determine whether the modified circuit design is logically equivalent to the circuit design.

16. The system of claim 13 , wherein the computing system, in response to execution of the computer-executable instructions, is further configured to:

generate a test bench for the modified circuit design; and

simulate, in a verification environment, the modified circuit design and the test bench, wherein the test bench provides test stimulus to the modified circuit design in the verification environment.

17. The system of claim 13 , wherein the safety circuitry corresponds to at least one replica of circuitry described in the circuit design, and wherein the at least one replica of the circuitry, when coupled to the electronic system, is configured to protect against a possible failure of the vulnerable section in the electronic system.

Assignments (2)
MERGER AND CHANGE OF NAME Recorded Jun 29, 2021
From: MENTOR GRAPHICS CORPORATION; SIEMENS INDUSTRY SOFTWARE INC.
To: SIEMENS INDUSTRY SOFTWARE INC.
Reel/Frame 056713/0076 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 14, 2019
From: PILLAY, SANJAY; GOGINENI, ARUN KUMAR; RENGARAJAN, SRIKANTH
To: MENTOR GRAPHICS CORPORATION
Reel/Frame 049168/0939 →
Continuity (3)
Provisional Application 62619731 · Jan 20, 2018
Provisional Application 62624826 · Feb 1, 2018
Related Publication 20190228125A1 · Jul 25, 2019