IP Library Granted Patent US 11,070,844
Granted Patent B2
US 11,070,844 · App. 16/263,309 · Granted Jul 20, 2021

Method and apparatus for video encoding and/or decoding to prevent start code confusion

Inventors: Vivienne Sze (Dallas, TX); Madhukar Budagavi (Plano, TX); Akira Osamoto (Plano, TX); Yasutomo Matsuba (Allen, TX)
Assignee: TEXAS INSTRUMENTS INCORPORATED
H04N19/70
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,070,844
App. No.
16/263,309
Granted
Jul 20, 2021
Kind
B2
Abstract

A method and a video processor for preventing start code confusion. The method includes aligning bytes of a slice header relating to slice data when the slice header is not byte aligned or inserting differential data at the end of the slice header before the slice data when the slice header is byte aligned, performing emulation prevention byte insertion on the slice header, and combine the slice header and the slice data after performing emulation prevention byte insertion.

Claims (30)

1. A method comprising:

inserting an emulation prevention byte in slice data;

generating a slice header of the slice data, wherein the inserting the emulation prevention byte in the slice data is performed prior to the generating the slice header;

determining whether the slice header is byte aligned;

when the slice header is not byte aligned, aligning bytes of the slice header;

inserting an emulation prevention byte in the slice header; and

combining the slice header and the slice data.

2. The method of claim 1 , wherein the inserting the emulation prevention byte in the slice data is performed independently from the inserting the emulation prevention byte in the slice header.

3. The method of claim 1 , wherein aligning bytes of the slice header comprises performing Raw Byte Sequence Payload byte alignment on the slice header.

4. The method of claim 1 , wherein inserting the emulation prevention byte occurs when the slice header ends with a plurality of zero bits.

5. A video processor, comprising:

means for inserting an emulation prevention byte in slice data;

means for generating a slice header of the slice data, wherein the inserting the emulation prevention byte in the slice data is performed prior to the generating the slice header;

means for determining whether the slice header is byte aligned;

means for aligning bytes of the slice header when the slice header is not byte aligned;

means for inserting an emulation prevention byte in the slice header; and

means for combining the slice header and the slice data.

6. The video processor of claim 5 , wherein the inserting the emulation prevention byte in the slice data is performed independently from the inserting the emulation prevention byte in the slice header.

7. The video processor of claim 5 , wherein aligning bytes of the slice header comprises performing Raw Byte Sequence Payload byte alignment on the slice header.

8. The video processor of claim 5 , wherein inserting the emulation prevention byte occurs when the slice header ends with a plurality of zero bits.

9. A non-transitory computer readable medium with computer instructions which when executed, the computer instructions perform a method, the method comprising:

inserting an emulation prevention byte in slice data;

generating a slice header of the slice data, wherein the inserting the emulation prevention byte in the slice data is performed prior to the generating the slice header;

determining whether the slice header is byte aligned;

when the slice header is not byte aligned, aligning bytes of the slice header;

inserting an emulation prevention byte in the slice header; and

combining the slice header and the slice data.

10. The non-transitory computer readable medium of claim 9 , wherein the inserting the emulation prevention byte in the slice data is performed independently from the inserting the emulation prevention byte in the slice header.

11. The non-transitory computer readable medium of claim 9 , wherein aligning bytes of the slice header comprises performing Raw Byte Sequence Payload byte alignment on the slice header.

12. The non-transitory computer readable medium of claim 9 , wherein inserting the emulation prevention byte occurs when the slice header ends with a plurality of zero bits.

Continuity (4)
Continuation 13529446 · Jun 21, 2012
Provisional Application 61499276 · Jun 21, 2011
Provisional Application 61502387 · Jun 29, 2011
Related Publication 20190166384A1 · May 30, 2019