IP Library Patent Application 16281056
Patent Application
App. No. 16/281,056

CRYPTO ENGINE AND SCHEDULING METHOD FOR VECTOR UNIT

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
16/281,056
Abstract

Embodiments of the invention may provide a technical solution by having a system for configuring a crypto memory engine. A memory is configured to store instructions for execution by an cryptography application. A graphics processing unit (GPU) is configured to execute the cryptography application, wherein the GPU is configured to identify a set of commonly used algorithms by the cryptography application. The identifying comprises identifying one or more input parameters for the set of commonly used algorithms. The identified set of commonly used algorithms is compiled and stored as a virtual memory module. The virtual memory module with the compiled set of commonly used algorithms is provided to the cryptography application.

Claims (34)

1 . A computer-implemented method for configuring a memory engine comprising:

identifying a set of commonly used algorithms, wherein the set of commonly used algorithms comprises a serialization algorithm, wherein identifying comprising identifying one or more input parameters for the set of commonly used algorithms;

compiling the identified set of commonly used algorithms;

storing the compiled set of commonly used algorithms as a virtual memory module; and

providing the virtual memory module with the compiled set of commonly used algorithms to an application, said application comprising a controller associated with a graphics processing unit (GPU).

2 . The computer-implemented method of claim 1 , wherein identifying the one or more input parameters comprising receiving data from a vector register file.

3 . The computer-implemented method of claim 1 , wherein identifying the one or more input parameters comprising receiving data from a load-store unit.

4 . The computer-implemented method of claim 1 , wherein identifying the one or more input parameters comprising receiving data from a scalar unit.

5 . The computer-implemented method of claim 1 , further comprising providing a first output of the virtual memory module to another load-store unit.

6 . The computer-implemented method of claim 1 , wherein providing the virtual memory module to a cryptography application along with a scalar function unit and a vector arithmetic logical unit (ALU).

7 . A graphics processing subsystem for configuring a memory engine comprising:

a graphics processing unit (GPU) operable to:

identifying a set of commonly used algorithms, wherein the set of commonly used algorithms comprises a serialization algorithm, wherein identifying comprising identifying one or more input parameters for the set of commonly used algorithms;

compiling the identified set of commonly used algorithms;

storing the compiled set of commonly used algorithms as a virtual memory module; and

providing the virtual memory module with the compiled set of commonly used algorithms to an application, said application comprising a controller associated with the GPU.

8 . The graphics processing subsystem of claim 7 , wherein identifying the one or more input parameters comprising receiving data from a vector register file.

9 . The graphics processing subsystem of claim 7 , wherein identifying the one or more input parameters comprising receiving data from a load-store unit.

10 . The graphics processing subsystem of claim 7 , wherein identifying the one or more input parameters comprising receiving data from a scalar unit.

11 . The graphics processing subsystem of claim 7 , further comprising providing a first output of the virtual memory module to another load-store unit.

12 . The graphics processing subsystem of claim 7 , wherein providing the virtual memory module to a cryptography application along with a scalar function unit and a vector arithmetic logical unit (ALU).

13 . A system for configuring a crypto memory engine comprising:

a memory configured to store instructions for execution by an cryptography application;

a graphics processing unit (GPU) configured to execute the cryptography application, wherein the GPU is configured to:

identifying a set of commonly used algorithms by the cryptography application, wherein the set of commonly used algorithms comprises a serialization algorithm, wherein identifying comprising identifying one or more input parameters for the set of commonly used algorithms;

compiling the identified set of commonly used algorithms;

storing the compiled set of commonly used algorithms as a virtual memory module; and

providing the virtual memory module with the compiled set of commonly used algorithms to the cryptography application.

14 . The system of claim 13 , wherein identifying the one or more input parameters comprising receiving data from a vector register file.

15 . The system of claim 13 , wherein identifying the one or more input parameters comprising receiving data from a load-store unit.

16 . The system of claim 13 , wherein identifying the one or more input parameters comprising receiving data from a scalar unit.

17 . The system of claim 13 , further comprising providing a first output of the virtual memory module to another load-store unit.

18 . The system of claim 13 , wherein providing the virtual memory module to the cryptography application along with a scalar function unit and a vector arithmetic logical unit (ALU).

19 . The system of claim 13 , wherein the set of commonly used algorithms comprises hashing algorithms.

Assignments (3)
CHANGE OF NAME Recorded Jun 7, 2022
From: NANJING ILUVATAR COREX TECHNOLOGY CO., LTD. (DBA "ILUVATAR COREX INC. NANJING")
To: SHANGHAI ILUVATAR COREX SEMICONDUCTOR CO., LTD.
Reel/Frame 060290/0346 →
CORRECT ERRONEOUSLY FILED ASSIGNMENT THAT EFFECTS PATENT APPLICATION 16281056. Recorded Apr 26, 2019
From: PEI LUO; CHENG LI; PINGPING SHAO
To: NANJING ILUVATAR COREX TECHNOLOGY CO., LTD. (D/B/A "ILUVATAR COREX INC. NANJING")
Reel/Frame 049013/0836 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 24, 2019
From: ARTUSO, DANIEL
To: T-MOBILE USA, INC.
Reel/Frame 048985/0963 →