IP Library Granted Patent US 11,211,447
Granted Patent B2
US 11,211,447 · App. 16/282,548 · Granted Dec 28, 2021

Semiconductor device

Inventors: Hyukwoo Kwon (Seoul, KR); Ha-Young Yi (Seongnam-si, KR); Byoungdeog Choi (Suwon-si, KR); Seongmin Choo (Seoul, KR)
Assignee: Samsung Electronics Co., Ltd.
H01L28/90H01L21/31116H01L21/31144H01L27/10852H01L28/92
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,211,447
App. No.
16/282,548
Granted
Dec 28, 2021
Kind
B2
Abstract

A semiconductor device includes a substrate, a bottom electrode on the substrate, a first support layer on the substrate next to a sidewall of the bottom electrode, a dielectric layer covering the sidewall and a top surface of the bottom electrode, and a top electrode on the dielectric layer. The bottom electrode includes a first part having a plurality of protrusions that protrude from a sidewall of the first part. The first part of the bottom electrode may be on the first support layer.

Claims (66)

1. A semiconductor device, comprising:

a substrate;

a bottom electrode on the substrate,

the bottom electrode including a first part including a plurality of protrusions that protrude from a sidewall of the first part;

a first support layer on the substrate next to a sidewall of the bottom electrode, the first part of the bottom electrode being on the first support layer,

the first support layer being spaced apart from an upper surface of the substrate and surrounding the bottom electrode such that the bottom electrode extends below and above the first support layer through an opening defined by a region of the first support layer, and the region of the first support layer being a same distance from the upper surface of the substrate;

a dielectric layer covering the sidewall of the bottom electrode and a top surface of the bottom electrode; and

a top electrode on the dielectric layer, the top electrode extending below and above the first support layer through a hole defined by the first support layer,

wherein the plurality of protrusions are spaced apart from the first support layer.

2. The semiconductor device of claim 1 , further comprising:

a second support layer on the sidewall of the bottom electrode, the second support layer on the first support layer, wherein

the first part includes a lower segment and an upper segment,

the lower segment is between the first support layer and the second support layer, the upper segment is on the lower segment, and

the protrusions are along a sidewall of the lower segment.

3. The semiconductor device of claim 2 , wherein a sidewall of the upper segment is flat.

4. The semiconductor device of claim 1 , wherein

the sidewall of the bottom electrode has a concave segment that is recessed from a top surface of the bottom electrode, and

the concave segment is at an upper corner of the bottom electrode.

5. The semiconductor device of claim 1 , wherein

the bottom electrode further includes a second part under the first part, and

a sidewall of the second part is flat.

6. The semiconductor device of claim 1 , wherein

the bottom electrode further includes a second part under the first support layer, and

a sidewall of the second part is perpendicular to a top surface of the substrate.

7. The semiconductor device of claim 1 , wherein the protrusions have convexly curved surfaces.

8. The semiconductor device of claim 1 , wherein a shape of the bottom electrode is one of cylindrical, pillar, or U shape.

9. The semiconductor device of claim 1 , further comprising:

a second support layer on the first support layer next to the sidewall of the bottom electrode, wherein

a top surface of the second support layer is located at a same level as a level of the top surface of the bottom electrode.

10. The semiconductor device of claim 1 , wherein the plurality of protrusions are spaced apart from each other in a direction perpendicular to a top surface of the substrate.

11. The semiconductor device of claim 1 , wherein the plurality of protrusions have different sizes from each other.

12. The semiconductor device of claim 1 , wherein a vertical thickness of each of the protrusions is about 3 nm to about 7 nm.

13. A semiconductor device, comprising:

a substrate;

a bottom electrode on the substrate,

the bottom electrode including a plurality of protrusions that protrude from a sidewall of the bottom electrode,

the plurality of protrusions having convexly curved surfaces;

a first support layer on the substrate next to the sidewall of the bottom electrode;

a second support layer on the sidewall of the bottom electrode, the second support layer on the first support layer;

a dielectric layer covering a surface of the bottom electrode; and

a top electrode on the dielectric layer, wherein

the plurality of protrusions are between the first support layer and the second support layer, wherein

the bottom electrode includes a first part on the first support layer and a second part under the first part, and

a sidewall of the second part is flat.

14. The semiconductor device of claim 13 , wherein

the bottom electrode includes a plurality of vertical segments and a horizontal segment between the plurality of vertical segments,

the plurality of vertical segments extend in parallel along a vertical direction from a top surface of the substrate,

the plurality of protrusions are on outer sidewalls of the plurality of vertical segments, and

inner sidewalls of the plurality of vertical segments are flat.

15. A semiconductor device, comprising:

a substrate;

a plurality of bottom electrodes on the substrate,

each of the plurality of bottom electrodes including a sidewall, a plurality of protrusions that protrude from the sidewall, and a plurality of first parts that are between the plurality of protrusions and vertically spaced apart from each other,

the plurality of bottom electrodes including a first bottom electrode and a second bottom electrode, and

distances between the plurality of first parts of the first bottom electrode and the plurality of first parts of the second bottom electrode being uniform;

a dielectric layer covering surfaces of the first bottom electrode and the second bottom electrode; and

a top electrode on the dielectric layer, wherein

the first bottom electrode includes a first width at a lower region of the first bottom electrode, a second width at an upper region of the first bottom electrode in a location where a sidewall of the first bottom electrode is flat, and a third width at the upper region of the first bottom electrode in a location where the sidewall of the first bottom electrode is protruded,

the first width and the second width are equal,

the third width is greater than both the first width and the second width, and

the top electrode conformally covers a surface of the dielectric layer.

16. The semiconductor device of claim 15 , wherein the plurality of protrusions have convexly curved surfaces.

17. The semiconductor device of claim 15 , further comprising:

a first support layer on the substrate next to sidewalls of the plurality of bottom electrodes; and

a second support layer on the first support layer,

the plurality of protrusions are between the first support layer and the second support layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2019
From: KWON, HYUKWOO; YI, HA-YOUNG; CHOI, BYOUNGDEOG; CHOO, SEONGMIN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 048412/0826 →
Priority Claims (1)
KR 10-2018-0085553 · Jul 23, 2018 · national
Continuity (1)
Related Publication 20200027947A1 · Jan 23, 2020
Cited By (1)
US 12,295,136