IP Library › Granted Patent US 10,892,719
Granted Patent B2
US 10,892,719 · App. 16/284,599 · Granted Jan 12, 2021

Multistage power amplifier with linearity compensating function

Inventors: Kyu Jin Choi (Suwon-si, KR); Je Hee Cho (Suwon-si, KR)
Assignee: Samsung Electro-Mechanics Co., Ltd.
H03F3/211H03F1/0211H03F1/302H03F3/04H03F3/19H03F2200/102H03F2200/451H03F2203/21131
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,892,719
App. No.
16/284,599
Granted
Jan 12, 2021
Kind
B2
Abstract

A multistage power amplifier comprises a first amplification circuit which receives a first bias current; a second amplification circuit which receives a second bias current; an envelope detection circuit which outputs a direct current (DC) detection voltage based on an envelope of an input radio frequency (RF) signal; and a bias compensation circuit which compensates for the first bias current based on the second bias current in response to the DC detection voltage.

Claims (44)

1. A multistage power amplifier comprising:

a first amplification circuit configured to receive a first bias current;

a second amplification circuit configured to receive a second bias current;

an envelope detection circuit configured to output a direct current (DC) detection voltage based on an envelope of an input radio frequency (RF) signal; and

a bias compensation circuit configured to compensate for the first bias current based on the second bias current in a high-power driving region in response to the DC detection voltage.

2. The multistage power amplifier of claim 1 , wherein the bias compensation circuit is configured to generate a compensation current based on a sink current extracted from the second bias current in response to the DC detection voltage, and supply the generated compensation current to a bias terminal of the first amplification circuit.

3. The multistage power amplifier of claim 1 , further comprising:

a first bias circuit configured to supply the first bias current; and

a second bias circuit configured to supply the second bias current.

4. The multistage power amplifier of claim 2 , wherein the envelope detection circuit is further configured to detect an envelope signal from the RF signal and output the DC detection voltage based on the detected envelope signal.

5. The multistage power amplifier of claim 4 , wherein the envelope detection circuit comprises:

a signal extraction circuit configured to extract the envelope signal from the RF signal;

a rectifying circuit configured to rectify the extracted envelope signal and output the DC detection voltage; and

a filter circuit configured to remove an AC component from the DC detection voltage to stabilize the DC detection voltage.

6. The multistage power amplifier of claim 5 , wherein the envelope detection circuit is further configured to receive a control voltage from an external source through an input terminal of the rectifying circuit.

7. The multistage power amplifier of claim 4 , wherein the bias compensation circuit comprises an amplification circuit which includes an amplification transistor,

wherein the amplification circuit is configured to receive the DC detection voltage as a bias voltage of the amplification transistor, amplify the sink current, and output the compensation current when the DC detection voltage is equal to or greater than a turn-on voltage.

8. A multistage power amplifier comprising:

a first bias circuit configured to supply a first bias current;

a second bias circuit configured to supply a second bias current;

a first amplification circuit configured to receive the first bias current;

a second amplification circuit configured to receive the second bias current;

an envelope detection circuit configured to output a direct current (DC) detection voltage based on an envelope of an input radio frequency (RF) signal; and

a bias compensation circuit configured to compensate for the first bias current based on a sink current branched from the second bias circuit in response to the DC detection voltage.

9. The multistage power amplifier of claim 8 , wherein the second bias circuit comprises a bias transistor configured to amplify an internal current to output the second bias current, and

the bias compensation circuit is configured to be branched with the sink current from one of a base of the bias transistor, a collector of the bias transistor, and an emitter of the bias transistor.

10. The multistage power amplifier of claim 9 , wherein the bias compensation circuit is configured to generate a compensation current based on the sink current in response to the DC detection voltage and supply the generated compensation current to a bias terminal of the first amplification circuit.

11. The multistage power amplifier of claim 10 , wherein the envelope detection circuit is further configured to detect an envelope signal from the RF signal and output the DC detection voltage based on the detected envelope signal.

12. The multistage power amplifier of claim 11 , wherein the envelope detection circuit comprises:

a signal extraction circuit configured to extract the envelope signal from the RF signal;

a rectifying circuit configured to rectify the extracted envelope signal and output the DC detection voltage; and

a filter circuit configured to remove an AC component from the DC detection voltage to stabilize the DC detection voltage.

13. The multistage power amplifier of claim 12 , wherein the envelope detection circuit is further configured to receive a control voltage from an external source through an input terminal of the rectifying circuit.

14. The multistage power amplifier of claim 11 , wherein the bias compensation circuit comprises an amplification circuit which includes an amplification transistor,

wherein the amplification circuit is configured to receive the DC detection voltage as a bias voltage of the amplification transistor, amplify the sink current, and output the compensation current when the DC detection voltage is equal to or greater than a turn-on voltage.

15. A multistage power amplifier comprising:

a first amplification circuit configured to receive a first bias current;

a second amplification circuit configured to receive a second bias current;

an envelope detection circuit configured to output a direct current (DC) detection voltage based on an envelope of an input radio frequency (RF) signal; and

a bias compensation circuit configured to compensate for the first bias current based on the second bias current in response to the DC detection voltage.

16. The multistage power amplifier of claim 15 , wherein the bias compensation circuit is configured to compensate for the first bias current based on the second bias current in a high-power driving region.

17. The multistage power amplifier of claim 15 , further comprising:

a first bias circuit configured to supply the first bias current; and

a second bias circuit configured to supply the second bias current.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 25, 2019
From: CHOI, KYU JIN; CHO, JE HEE
To: SAMSUNG ELECTRO-MECHANICS CO., LTD.
Reel/Frame 048427/0853 →
Priority Claims (1)
KR 10-2018-0078186 · Jul 5, 2018 · national
Continuity (1)
Related Publication 20200014343A1 · Jan 9, 2020
Cited By (1)
US 12,640,593