IP Library Granted Patent US 10,651,303
Granted Patent B2
US 10,651,303 · App. 16/291,996 · Granted May 12, 2020

High-electron-mobility transistor devices

Inventors: Ayman Shibib (San Jose, CA); Kyle Terrill (Santa Clara, CA)
Assignee: Vishay Siliconix, LLC
H01L29/778H01L21/8252H01L29/205H01L29/4238H01L29/42316H01L29/7786H01L29/861H01L29/1066H01L29/2003H01L29/207H01L29/42364
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,651,303
App. No.
16/291,996
Granted
May 12, 2020
Kind
B2
Abstract

A device includes a first high electronic mobility transistor (HEMT) and a second HEMT. The first HEMT includes a first gate, a source coupled to the first gate, and a drain coupled to the first gate. The second HEMT includes a second gate coupled to the source and to the drain. The second HEMT has a lower threshold voltage than the first HEMT.

Claims (50)

1. A method for fabricating a high electron mobility transistor (HEMT) device, the method comprising:

forming a first HEMT on a substrate, the first HEMT comprising a first gate, a source coupled to the first gate, and a drain coupled to the first gate, wherein the first gate comprises a first contact and is disposed on a layer comprising gallium;

forming a second HEMT on the substrate, the second HEMT comprising a second gate coupled to the source and to the drain, wherein the second gate comprises a second contact and is disposed on the layer comprising gallium;

depositing a first concentration of dopant in the first gate to form a first doped region between the first contact and the layer comprising gallium; and

depositing a second concentration of dopant in the second gate to form a second doped region between the second contact and the layer comprising gallium;

wherein the second concentration is less than the first concentration; and

wherein the second HEMT has a lower threshold voltage than the first HEMT.

2. The method of claim 1 , wherein said forming the first HEMT and said forming the second HEMT comprise:

forming a buffer layer over the substrate;

forming a layer comprising gallium nitride (GaN) over the buffer layer, wherein a two-dimensional electron gas (2DEG) layer is subsequently formed in the layer comprising GaN;

forming the layer comprising gallium by forming a layer comprising aluminum gallium nitride (AlGaN) over the layer comprising GaN;

forming the source and the drain in the layer comprising AlGaN;

forming the first gate above the layer comprising AlGaN; and

forming the second gate above the layer comprising AlGaN.

3. The method of claim 1 , wherein the dopant is a p-type dopant.

4. The method of claim 1 , further comprising forming a metal connection between the second gate and the source.

5. A method for fabricating a high electron mobility transistor (HEMT) device, the method comprising:

forming a first HEMT on a substrate, the first HEMT comprising a first gate, a source coupled to the first gate, and a drain coupled to the first gate, wherein the first gate is disposed on a layer comprising gallium, and wherein said forming the first HEMT comprises:

prior to said forming the first gate, implanting a first dose of an implant material to form a first implant region in the layer comprising gallium, wherein the first gate is then formed over the first implant region; and

forming a second HEMT on the substrate, the second HEMT comprising a second gate coupled to the source and to the drain, wherein the second gate is disposed on a layer comprising gallium, and wherein said forming the second HEMT comprises:

prior to forming the second gate, implanting a second dose of the implant material to form a second implant region in the layer comprising gallium, wherein the second gate is then formed over the second implant region;

wherein the second dose is less than the first dose; and

wherein the second HEMT has a lower threshold voltage than the first HEMT.

6. The method of claim 5 , wherein said forming the first HEMT and said forming the second HEMT comprise:

forming a buffer layer over the substrate;

forming a layer comprising gallium nitride (GaN) over the buffer layer, wherein a two-dimensional electron gas (2DEG) layer is subsequently formed in the layer comprising GaN;

forming the layer comprising gallium by forming a layer comprising aluminum gallium nitride (AlGaN) over the layer comprising GaN;

forming the source and the drain in the layer comprising AlGaN;

forming the first gate above the layer comprising AlGaN; and

forming the second gate above the layer comprising AlGaN.

7. The method of claim 5 , wherein the implant material comprises fluorine.

8. The method of claim 5 , wherein the first dose and the second dose are in a range between 10 12 per square centimeter and 10 14 per square centimeter.

9. A method for fabricating a high electron mobility transistor (HEMT) device, the method comprising:

forming a first HEMT on a substrate, the first HEMT comprising a first gate, a source coupled to the first gate, and a drain coupled to the first gate, wherein the first gate is disposed on a layer comprising gallium, and wherein said forming the first HEMT comprises:

prior to forming the first gate, forming a first recess in the layer comprising gallium; and

forming a first insulator in and extending from the first recess so that the first insulator has a first thickness and is at least partially embedded in the layer comprising gallium, wherein the first gate is then formed over the first insulator; and

forming a second HEMT on the substrate, the second HEMT comprising a second gate coupled to the source and to the drain, wherein the second gate is disposed on a layer comprising gallium, and wherein said forming the second HEMT comprises:

prior to forming the second gate, forming a second recess in the layer comprising gallium; and

forming a second insulator in and extending from the second recess so that the second insulator has a second thickness and is at least partially embedded in the layer comprising gallium, wherein the second gate is then formed over the second insulator;

wherein the second thickness is less than the first thickness; and

wherein the second HEMT has a lower threshold voltage than the first HEMT.

10. The method of claim 9 , wherein said forming the first HEMT and said forming the second HEMT comprise:

forming a buffer layer over the substrate;

forming a layer comprising gallium nitride (GaN) over the buffer layer, wherein a two-dimensional electron gas (2DEG) layer is subsequently formed in the layer comprising GaN;

forming the layer comprising gallium by forming a layer comprising aluminum gallium nitride (AlGaN) over the layer comprising GaN;

forming the source and the drain in the layer comprising AlGaN;

forming the first gate above the layer comprising AlGaN; and

forming the second gate above the layer comprising AlGaN.

11. The method of claim 9 , wherein the insulating material is selected from the group consisting of: aluminum oxide (Al 2 O 3 ), and silicon dioxide (SiO 2 ).

12. The method of claim 9 , wherein the first thickness and the second thickness are in a range between 200 Angstroms and 1000 Angstroms.

Assignments (1)
SECURITY INTEREST Recorded Jun 12, 2019
From: VISHAY DALE ELECTRONICS, INC.; DALE ELECTRONICS, INC.; VISHAY DALE ELECTRONICS, LLC; VISHAY-DALE, INC.; VISHAY INTERTECHNOLOGY, INC.; SILICONIX INCORPORATED; VISHAY-SILICONIX, INC.; VISHAY-SILICONIX; VISHAY SPRAGUE, INC.; VISHAY EFI, INC.; SPRAGUE ELECTRIC COMPANY; VISHAY GENERAL SEMICONDUCTOR, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 049440/0876 →