IP Library › Granted Patent US 11,341,077
Granted Patent B2
US 11,341,077 · App. 16/321,483 · Granted May 24, 2022

Method for the assignment of addresses by a master unit to a number of slave units

Inventors: Bernhard Bieg (Regensburg, DE); Klaus-Dieter Schneider (Lappersdorf, DE); Alfons Fisch (Falkenstein, DE); Andreas Wunderlich (Wenzenbach, DE)
Assignee: Vitesco Technologies GmbH
G06F13/4282G06F13/362G06F13/404
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,341,077
App. No.
16/321,483
Granted
May 24, 2022
Kind
B2
Abstract

A method assigns addresses from a master unit to a number of slave units. The slave units are connected to the master unit for the transmission of information. An address output of the master unit is connected to an address input of a first slave unit and the address output of an n-th slave unit is connected to the address input of an n+1-th slave unit. The slave units, when a first level is applied to their address input, set the level at their address output to the first level and change to the first, “non-addressed” state, in the event of a transition of the level at their address input from the first level to a second level, change to the “addressable” state, upon receiving an address from the master unit, check the received address for validity in the “addressable” state and, acknowledge the reception to the master unit.

Claims (8)

1. A method for assigning addresses from a master unit to a plurality K of slave units, which comprises the steps of:

connecting the slave units to the master unit via a serial bus for a bidirectional transmission of information and each of the slave units and the master unit having an address input and an address output;

connecting the address output of the master unit to the address input of a first slave unit of the slave units and the address output of an n-th slave unit of the slave units, with n=1 to K−1, is connected to the address input of an n+1-th slave unit of the slave units, in which the slave units, when a first level is applied to the address input, set a level at the address output to the first level and change to a first, “non-addressed” state, and in an event of a transition of a level at the address input from the first level to a second level, change to an “addressable” state;

checking, upon receiving an address from the master unit, the address received for validity in the “addressable” state and, in an event of a positive checking result, acknowledge a reception to the master unit and change to an “addressed” state and set the level at the address output to the second level; and

transmitting, via the master unit, the address to a respective slave unit of the slave units until the master unit receives an acknowledgement from the respective slave unit and, after receiving the acknowledgement, transmitting a next address to a next one of the slave units;

wherein each one of a plurality of the slave units can be placed into the “addressable” state, but only one of the plurality of slave units is placed into the “addressable” state at a given time; and

wherein an address of the one of the plurality of slave units is only changeable when the one of the plurality of slave units is in the “addressable” state.

2. The method according to claim 1 , wherein the first level is a high level and the second level is a low level being lower than the first level.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2020
From: CONTINENTAL AUTOMOTIVE GMBH
To: VITESCO TECHNOLOGIES GMBH
Reel/Frame 053262/0635 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2019
From: BIEG, BERNHARD; SCHNEIDER, KLAUS-DIETER; FISCH, ALFONS; WUNDERLICH, ANDREAS
To: CONTINENTAL AUTOMOTIVE GMBH
Reel/Frame 048201/0805 →
Priority Claims (1)
DE 102016214416.2 · Aug 4, 2016 · national
Continuity (1)
Related Publication 20210286751A1 · Sep 16, 2021