IP Library › Granted Patent US 10,804,864
Granted Patent B2
US 10,804,864 · App. 16/355,089 · Granted Oct 13, 2020

Digital wireless transmitter with merged cell switching and linearization techniques

Inventors: Sangmin Yoo (Okemos, MI); Si-Wook Yoo (East Lansing, MI)
Assignee: Board of Trustees of Michigan State University
H03F3/24H03F1/0244H04B1/04H03F2200/267H03F2200/336H03F2200/387H03F2200/451
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,804,864
App. No.
16/355,089
Granted
Oct 13, 2020
Kind
B2
Abstract

A vector distribution method for operation of a power amplifier of a wireless transmitter including receiving, by a first amplifier circuit, a first input vector and a second input vector. The first input vector includes data derived from an input signal of the wireless transmitter and the second input vector includes other data derived from the input signal of the wireless transmitter. The method includes, in response to receiving the input signal, instructing the first amplifier circuit to output an output signal at a high voltage.

Claims (46)

1. A vector distribution method for operation of a power amplifier of a wireless transmitter comprising:

receiving, by a first amplifier circuit, a first input vector and a second input vector, wherein the first input vector includes data derived from an input signal of the wireless transmitter and the second input vector includes other data derived from the input signal of the wireless transmitter;

in response to receiving the input signal, instructing the first amplifier circuit to output an output signal at a high voltage, the output signal being modulated with the first input vector and the second input vector, where the first input vector and the second input vector are the same;

in response to receiving the input signal: (i) instructing the first amplifier circuit to output the output signal at a low voltage, the output signal being modulated with the first input vector and (ii) distributing the second input vector to another amplifier circuit, where the another amplifier circuit is instructed to output another signal at the low voltage, the another signal being modulated with the second input vector, where the first input vector is different from the second input vector;

in response to receiving the input signal, instructing the first amplifier circuit to output the output signal at the low voltage, the output signal being modulated with the first input vector, where the input signal includes data of the first input vector and no data of the second input vector;

in response to not receiving the input signal, deactivating the first amplifier circuit and

in response to at least one of: (i) receiving a single input vector derived from the input signal and (ii) not receiving the input signal:

selectively obtaining a distributed input vector from the another amplifier circuit, and

instructing the first amplifier circuit to output the output signal at the at least one of: (i) high voltage and (ii) low voltage, the output signal being modulated with the distributed input vector, where the single input vector is at least one of: (i) a combination of the first input vector and the second input vector, (ii) the first input vector, and (iii) the second input vector.

2. The method of claim 1 further comprising in response to receiving the input signal, instructing the first amplifier circuit to output the output signal at the low voltage and distributing the second input vector to another amplifier circuit, the output signal being modulated with the first input vector and the another amplifier circuit is instructed to output another signal at the low voltage, the another signal being modulated with the second input vector, where the first input vector and the second input vector are the same.

3. The method of claim 1 further comprising instructing the another amplifier circuit to output the another signal at the high voltage.

4. The method of claim 1 wherein the high voltage is supplied by a high voltage supply and the low voltage is supplied by a low voltage supply, wherein the high voltage supply and the low voltage supply are different supply voltages.

5. The method of claim 4 further comprising:

determining a path-dependent adjustable delay, wherein the path-dependent adjustable delay matches a first phase delay of the high voltage supply and a second phase delay of the low voltage supply; and

removing a phase mismatch by aligning the high voltage and the low voltage using the path-dependent adjustable delay.

6. The method of claim 1 wherein the output signal and the another signal are modulated with one of a plurality of voltages supplied by a plurality of supply voltages, wherein the plurality of voltages include the low voltage and the high voltage.

7. The method of claim 6 further comprising

determining a first amplitude mismatch value of the high voltage supply;

determining a second amplitude mismatch value of the low voltage supply;

averaging output voltages using the plurality of supply voltages; and

cancelling out the mismatch value in the plurality of supply voltages, whereby the canceling linearizes the first amplifier circuit.

8. The method of claim 1 wherein the first amplifier circuit is a switched-capacitor power amplifier cell.

9. The method of claim 1 wherein the high voltage is double the low voltage.

10. A digital power amplifier of a wireless transmitter comprising:

a first amplifier circuit configured to:

receive, by a controller, a first input vector and a second input vector, wherein the first input vector includes data derived from an input signal of the wireless transmitter and the second input vector includes other data derived from the input signal of the wireless transmitter;

in response to receiving the input signal, instruct, by the controller, the first amplifier circuit to at least one of:

(i) output an output signal at a high voltage, the output signal being modulated with the first input vector and the second input vector; and

(ii) output the output signal at a low voltage and distribute the second input vector to another amplifier circuit, the output signal being modulated with the first input vector and the another amplifier circuit is instructed to output another signal at the low voltage, the another signal being modulated with the second input vector, where the first input vector and the second input vector are the same;

in response to receiving the input signal: (i) instruct, by the controller, the first amplifier circuit to output the output signal at the low voltage, the output signal being modulated with the first input vector and (ii) distribute the second input vector to the another amplifier circuit, where the another amplifier circuit is instructed to output the another signal at the low voltage, the another signal being modulated with the second input vector, where the first input vector is different from the second input vector;

in response to receiving the input signal, instruct, by the controller, the first amplifier circuit to output the output signal at the low voltage, the output signal being modulated with the first input vector, where the input signal includes data of the first input vector and no data of the second input vector; and

in response to not receiving the input signal, deactivate, by the controller, the first amplifier circuit; and

the another amplifier circuit configured to selectively receive, by the controller, the second input vector when the second input vector is distributed, where the another amplifier circuit generates another signal modulated with the second input vector;

wherein, in response to at least one of (i) receiving, by the controller, a single input vector derived from the input signal and (ii) not receiving, by the controller, the input signal, the first amplifier circuit selectively obtain a distributed input vector from the another amplifier circuit, and instruct the first amplifier circuit to output the output signal at the at least one of: (i) high voltage and (ii) low voltage, the output signal being modulated with the distributed input vector, where the single input vector is at least one of: (i) a combination of the first input vector and the second input vector, (ii) the first input vector, and (iii) the second input vector.

11. The digital power amplifier of claim 10 wherein the another amplifier circuit is instructed to output the another signal at the high voltage.

12. The digital power amplifier of claim 10 further comprising a plurality of voltage supplies including a high voltage supply supplying the high voltage and a low voltage supply supplying the low voltage.

13. The digital power amplifier of claim 12 wherein the controller is further configured to:

determine a path-dependent adjustable delay, wherein the path-dependent adjustable delay matches a first phase delay of the high voltage supply and a second phase delay of the low voltage supply, and

remove a phase mismatch by aligning the high voltage and the low voltage using the path-dependent adjustable delay.

14. The digital power amplifier of claim 10 wherein the output signal and the another signal are modulated with one of a plurality of voltages supplied by a plurality of supply voltages, wherein the plurality of voltages include the low voltage and the high voltage.

15. The digital power amplifier of claim 14 wherein the controller is further configured to:

determine a first amplitude mismatch value of the high voltage supply;

determine a second amplitude mismatch value of the low voltage supply;

average output voltages using the plurality of supply voltages; and

cancel out the mismatch value in the plurality of supply voltages, whereby the canceling linearizes the first amplifier circuit.

16. The digital power amplifier of claim 10 wherein the high voltage is double the low voltage.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 20, 2019
From: YOO, SANGMIN; YOO, SI-WOOK
To: BOARD OF TRUSTEES OF MICHIGAN STATE UNIVERSITY
Reel/Frame 049223/0725 →
Continuity (3)
Provisional Application 62758816 · Nov 12, 2018
Provisional Application 62644073 · Mar 16, 2018
Related Publication 20190288653A1 · Sep 19, 2019
Cited By (1)
US 12,652,204