IP Library Granted Patent US 11,228,443
Granted Patent B2
US 11,228,443 · App. 16/362,792 · Granted Jan 18, 2022

Using memory as a block in a block chain

Inventors: Alberto Troia (Munich, DE); Antonino Mondello (Messina, IT)
Assignee: Micron Technology, Inc.
H04L9/3247G06F3/0604G06F3/0659G06F3/0673H04L9/0637H04L9/3239H04L2209/38
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,228,443
App. No.
16/362,792
Granted
Jan 18, 2022
Kind
B2
Abstract

The present disclosure includes apparatuses, methods, and systems for using memory as a block in a block chain. An embodiment includes a memory, and circuitry configured to generate a block in a block chain for validating data stored in the memory, wherein the block includes a cryptographic hash of a previous block in the block chain and a cryptographic hash of the data stored in the memory, and the block has a digital signature associated therewith that indicates the block is included in the block chain.

Claims (67)

1. An apparatus, comprising:

a memory; and

circuitry configured to:

generate a block in a block chain for validating data stored in the memory, wherein:

the block includes:

a cryptographic hash of a previous block in the block chain; and

a cryptographic hash of the data stored in the memory; and

the block has a digital signature associated therewith that indicates the block is included in the block chain; and

send the block to a host for validation of the data stored in the memory responsive to a powering of the memory.

2. The apparatus of claim 1 , wherein the circuitry is configured to store the block in the memory.

3. The apparatus of claim 1 , wherein the circuitry is configured to generate the digital signature.

4. The apparatus of claim 1 , wherein:

the memory comprises an array of memory cells; and

the circuitry includes a pair of registers configured to define the array.

5. The apparatus of claim 4 , wherein the pair of registers includes:

a register configured to define an address of the array; and

a register configured to define a size of the array.

6. The apparatus of claim 4 , wherein the circuitry is configured to generate a cryptographic hash associated with the array.

7. The apparatus of claim 1 , wherein the circuitry is configured to generate the cryptographic hash of the data stored in the memory.

8. A method of operating memory, comprising:

generating a block in a block chain for validating data stored in the memory, wherein:

the block includes:

a cryptographic hash of a previous block in the block chain; and

a cryptographic hash of the data stored in the memory; and

the block has a digital signature associated therewith that indicates the block is included in the block chain;

storing the block in the memory; and

sending the block to a host for validation of the data stored in the memory responsive to a powering of the memory.

9. The method of claim 8 , wherein the method includes sending the block to the host responsive to receipt of a command from the host.

10. The method of claim 8 , wherein the block is stored in a portion of the memory that is inaccessible to a user of the memory.

11. The method of claim 8 , wherein the method includes, after the validation of the data stored in the memory, generating an additional block in the block chain, wherein the additional block includes:

an additional cryptographic hash of the previous block in the block chain, wherein the additional cryptographic hash of the previous block in the block chain is the cryptographic hash of the data stored in the memory; and

an additional cryptographic hash of the data stored in the memory.

12. The method of claim 11 , wherein the method includes storing the additional block in the memory.

13. A method of operating memory, comprising:

receiving, by a host from the memory responsive to a powering of the memory, a block in a block chain for validation of data stored in the memory, wherein:

the block includes:

a cryptographic hash of a previous block in the block chain; and

a cryptographic hash of the data stored in the memory; and

the block has a digital signature associated therewith that indicates the block is included in the block chain; and

validating, by the host, the data stored in the memory using the received block.

14. The method of claim 13 , wherein the cryptographic hash of the data stored in the memory comprises a SHA-256 cryptographic hash.

15. The method of claim 13 , wherein:

the cryptographic hash of the previous block in the block chain comprises 256 bytes of data; and

the cryptographic hash of the data stored in the memory comprises 256 bytes of data.

16. The method of claim 13 , wherein the method includes validating, by the host, the digital signature to determine the block is included in the block chain.

17. The method of claim 13 , wherein the block includes a header having a timestamp.

18. The method of claim 13 , wherein the method includes:

receiving, by the host from the memory, a cryptographic hash associated with an array of the memory; and

validating, by the host, the data stored in the memory using the cryptographic hash associated with the array.

19. A system, comprising:

a memory, wherein the memory includes a block in a block chain for validating data stored in the memory, wherein:

the block includes:

a cryptographic hash of a previous block in the block chain; and

a cryptographic hash of the data stored in the memory; and

the block has a digital signature associated therewith that indicates the block is included in the block chain; and

a host, wherein the host is configured to:

receive, responsive to a powering of the memory, the block from the memory for validation of the data stored in the memory; and

validate the data stored in the memory using the received block.

20. The system of claim 19 , wherein:

the host is configured to send, to the memory, a command to sense the block; and

the memory is configured to execute the command to sense the block.

21. The system of claim 19 , wherein the host is configured to:

generate the cryptographic hash of the data stored in the memory; and

send the generated cryptographic hash of the data stored in the memory to the memory.

22. The system of claim 19 , wherein the host is configured to:

generate the digital signature associated with the block; and

send the generated digital signature to the memory.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 15, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 051041/0317 →
RELEASE OF SECURITY INTEREST Recorded Oct 14, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050724/0392 →
SUPPLEMENT NO. 12 TO PATENT SECURITY AGREEMENT Recorded Apr 19, 2019
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 048948/0677 →
SUPPLEMENT NO. 3 TO PATENT SECURITY AGREEMENT Recorded Apr 19, 2019
From: MICRON TECHNOLOGY, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 048951/0902 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 25, 2019
From: TROIA, ALBERTO; MONDELLO, ANTONINO
To: MICRON TECHNOLOGY, INC.
Reel/Frame 048683/0388 →
Continuity (1)
Related Publication 20200313899A1 · Oct 1, 2020
Cited By (1)
US 12,549,388