IP Library Granted Patent US 11,189,549
Granted Patent B2
US 11,189,549 · App. 16/363,828 · Granted Nov 30, 2021

Semiconductor device and method for manufacturing the same

Inventors: Hidekazu Nakamura (Osaka, JP); Manabu Yanagihara (Osaka, JP); Tomohiko Nakamura (Osaka, JP); Yusuke Katagiri (Kyoto, JP); Katsumi Otani (Osaka, JP); Takeshi Kawabata (Osaka, JP)
Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
H01L23/49513H01L21/52H01L23/48H01L23/4952H01L23/49541H01L23/49562H01L24/32H01L24/48H01L24/73H01L25/07H01L25/18H01L29/2003H01L23/3107H01L23/562H01L24/45H01L2224/0603H01L2224/29116H01L2224/32245H01L2224/45124H01L2224/45144H01L2224/45147H01L2224/48091H01L2224/48247H01L2224/49109H01L2224/49111H01L2224/73265H01L2924/014H01L2924/181H01L2924/3511
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,189,549
App. No.
16/363,828
Granted
Nov 30, 2021
Kind
B2
Abstract

A semiconductor device that is a surface mount-type device includes a nitride semiconductor chip including a silicon substrate having a first thermal expansion coefficient and an In x Ga y Al 1-x-y N layer in contact with a surface of the silicon substrate, where 0≤x≤1, 0≤y≤1, 0≤x+y≤1; and a die pad including Cu and having a second thermal expansion coefficient that is greater than the first thermal expansion coefficient. A thickness of the nitride semiconductor chip is at least 0.2 mm, length L of the nitride semiconductor chip is at least 3.12 mm, and thickness tm of the die pad and length L of the nitride semiconductor chip satisfy tm≥2.00×10 −3 ×L 2 +0.173, tm being a thickness in mm and L being a length in mm.

Claims (39)

1. A semiconductor device that is a surface mount-type device, the semiconductor device comprising:

a nitride semiconductor chip including a silicon substrate having a first thermal expansion coefficient and an In x Ga y Al 1-x-y N layer in contact with a surface of the silicon substrate, where 0≤x≤1, 0≤y≤1, 0≤x+y≤1;

a die pad including Cu and having a second thermal expansion coefficient that is greater than the first thermal expansion coefficient; and

an adhesive that joins a backside of the nitride semiconductor chip and the die pad, wherein:

a thickness of the nitride semiconductor chip is at least 0.2 mm,

thickness tm of the die pad and length L of the nitride semiconductor chip satisfy tm≥2.00×10 −3 ×L 2 +0.173, tm being a thickness in mm and L being a length in mm,

the semiconductor device is a rectangular package having a plurality of terminals including a gate terminal, a source terminal, and a drain terminal,

the source terminal and the drain terminal are disposed respectively at two opposed sides of the rectangular package,

the source terminal and the drain terminal are provided separately from the die pad and connected to the nitride semiconductor chip with bonding wires, and

the thickness tm of the die pad is equal to a thickness of the plurality of terminals.

2. The semiconductor device according to claim 1 , wherein:

the plurality of terminals are dispersed at a first side and a second side that are two opposed sides in a plan view of the semiconductor device,

the first side has the gate terminal, and

out of the plurality of terminals, all terminals disposed at the second side are separated from the die pad.

3. The semiconductor device according to claim 1 , wherein

out of two opposed main surfaces of the die pad, the main surface not joined to the nitride semiconductor chip is exposed from the semiconductor device.

4. The semiconductor device according to claim 2 , wherein

the two opposed sides have an equal number of terminals.

5. The semiconductor device according to claim 1 , wherein

a first side and a second side have an equal number of terminals, the first side and the second side being the two opposed sides.

6. The semiconductor device according to claim 1 , wherein

the plurality of terminals are substantially flush with a lateral surface of the rectangular package.

7. The semiconductor device according to claim 1 , wherein

the plurality of terminals are substantially flush with a lateral surface of the rectangular package.

8. The semiconductor device according to claim 4 , wherein

a plurality of terminals are substantially flush with a lateral surface of a rectangular package.

9. The semiconductor device according to claim 1 , wherein

thickness tc of the nitride semiconductor chip is at least 0.200 mm and at most 0.377 mm, and

thickness tm, length L, and thickness tc satisfy tm≥2.00×10 −3 ×L 2 +0.173+(−890×tc 2 +670×tc−98.4)/593.

10. The semiconductor device according to claim 1 , wherein

a thickness of the nitride semiconductor chip is at least 0.25 mm.

11. The semiconductor device according to claim 1 , wherein the adhesive includes solder containing lead.

12. The semiconductor device according to claim 8 , wherein a melting point of the adhesive is higher than a melting point of a secondary mounting adhesive for mounting the semiconductor device on a printed circuit board.

13. The semiconductor device according to claim 1 , wherein the adhesive has a melting point of at least 260° C. and at most 330° C.

14. The semiconductor device according to claim 1 wherein

a level of an upper surface of the die pad is equal to a level of upper surfaces of the plurality of terminals.

15. The semiconductor device according to claim 1 , wherein length L of the nitride semiconductor chip is at least 3.12 mm.

16. The semiconductor device according to claim 1 , wherein the thickness tm of the die pad is greater the thickness of the nitride semiconductor chip.

17. The semiconductor device according to claim 10 , wherein length L of the nitride semiconductor chip is at least 3.12 mm.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2025
From: INFINEON TECHNOLOGIES AUSTRIA AG
To: PANASONIC HOLDINGS CORPORATION
Reel/Frame 072853/0508 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2024
From: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
To: PANASONIC HOLDINGS CORPORATION
Reel/Frame 069503/0625 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 20, 2019
From: NAKAMURA, HIDEKAZU; YANAGIHARA, MANABU; NAKAMURA, TOMOHIKO; KATAGIRI, YUSUKE; OTANI, KATSUMI; KAWABATA, TAKESHI
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 050439/0080 →