IP Library › Granted Patent US 11,049,652
Granted Patent B2
US 11,049,652 · App. 16/368,128 · Granted Jun 29, 2021

Multi-layer ceramic capacitor and method of producing the same

Inventor: Kotaro Mizuno (Tokyo, JP)
Assignee: Taiyo Yuden Co., Ltd.
H01G4/12H01G4/012H01G4/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,049,652
App. No.
16/368,128
Granted
Jun 29, 2021
Kind
B2
Abstract

A multi-layer ceramic capacitor includes: a ceramic body including a multi-layer chip and a side margin, the multi-layer chip including a capacitance forming unit including internal electrodes laminated in a first direction, positions of end portions of the internal electrodes in a second direction orthogonal to the first direction being aligned with one another within a range of 0.5 μm, and a cover covering the capacitance forming unit in the first direction, the side margin covering the multi-layer chip in the second direction, the ceramic body having a main surface facing in the first direction, a side surface facing in the second direction, an end surface facing in a third direction orthogonal to the above directions, and a corner portion connecting those surfaces; and an external electrode covering the end surface and the corner portion, the corner portion having a surface roughness of 30 nm or more.

Claims (18)

1. A multi-layer ceramic capacitor, comprising:

a ceramic body including

a multi-layer chip including

a capacitance forming unit including internal electrodes laminated in a first direction, positions of end portions of the internal electrodes in a second direction being aligned with one another within a range of 0.5 μm in the second direction, the second direction being orthogonal to the first direction, and

a cover that covers the capacitance forming unit in the first direction, and

a side margin that covers the multi-layer chip in the second direction,

the ceramic body having a main surface facing in the first direction, a side surface facing in the second direction, an end surface facing in a third direction orthogonal to the first direction and the second direction, and a corner portion that connects the main surface, the side surface, and the end surface to one another; and

an external electrode that covers the end surface and the corner portion,

wherein the corner portion has a surface roughness Ra of 30 nm or more, and

wherein the surface roughness Ra of the corner portion is larger than a surface roughness Ra of the main surface.

2. The multi-layer ceramic capacitor according to claim 1 , wherein

the corner portion has the surface roughness Ra of 300 nm or less.

3. The multi-layer ceramic capacitor according to claim 1 , wherein

the external electrode has a thickness dimension along the third direction on the end surface, the thickness dimension being 10 μm or less.

4. The multi-layer ceramic capacitor according to claim 1 , wherein

the side margin has a thickness dimension along the second direction, the thickness dimension being 20 μm or less.

5. The multi-layer ceramic capacitor according to claim 1 , wherein

the cover has a thickness dimension along the first direction, the thickness dimension being 20 μm or less.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 21, 2019
From: MIZUNO, KOTARO
To: TAIYO YUDEN CO., LTD.
Reel/Frame 049244/0704 →
Priority Claims (1)
JP JP2018-075880 · Apr 11, 2018 · national
Continuity (1)
Related Publication 20190318872A1 · Oct 17, 2019