IP Library Granted Patent US 11,329,100
Granted Patent B2
US 11,329,100 · App. 16/392,440 · Granted May 10, 2022

Magnetic tunnel junction element with Ru hard mask for use in magnetic random-access memory

Inventors: Mustafa Pinarbasi (Morgan Hill, CA); Jacob Anthony Hernandez (Morgan Hill, CA); Cheng Wei Chiu (Milpitas, CA)
Assignee: Integrated Silicon Solution, (Cayman) Inc.
H01L27/224G11C11/161H01L43/02H01L43/08H01L43/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,329,100
App. No.
16/392,440
Granted
May 10, 2022
Kind
B2
Abstract

A magnetic memory element having a Ru hard mask layer. The use of Ru advantageously allows for closer spacing of adjacent magnetic memory elements leading to increased data density. In addition, the use of Ru as a hard mask reduces parasitic electrical resistance by virtue of the fact that Ru does not oxidize in ordinary manufacturing environments. The magnetic memory element can be formed by depositing a plurality of memory element layers, depositing a Ru hard mask layer, depositing a RIEable layer over the Ru hard mask layer, and forming a photoresist mask over the hard mask layer. A reactive ion etching can be performed to transfer the image of the photoresist mask onto the RIEable layer to form a RIEable mask. An ion etching can then be performed to transfer the image of the RIAable mask onto the underlying Ru hard mask and underlying memory element layers.

Claims (16)

1. A magnetic memory structure, comprising:

a tunnel junction structure including a magnetic free layer, a magnetic reference layer under the magnetic free layer, and a non-magnetic, electrically insulating barrier layer below the magnetic free layer and above the magnetic reference layer, wherein the magnetic reference layer is wider than the insulating barrier layer and the magnetic free layer;

a capping layer formed over the magnetic free layer;

a Ru hard mask layer formed on the capping layer; and

a non-magnetic, dielectric isolation layer deposited above the magnetic reference layer and surrounding the Ru hard mask layer, the capping layer, the magnetic free layer, and the insulating barrier layer.

2. The magnetic memory structure as in claim 1 , wherein the capping layer consists essentially of Ta.

3. The magnetic memory structure as in claim 1 , wherein the tunnel junction structure and the Ru hard mask layer are part of a common pillar structure.

4. The magnetic memory structure as in claim 1 , further comprising an electrically conductive electrode formed over the Ru hard mask structure.

5. The magnetic memory structure as in claim 1 , wherein the magnetic reference layer has a magnetization that is fixed in a magnetic state.

6. The magnetic memory structure as in claim 5 , wherein the non-magnetic, electrically insulating barrier layer comprises magnesium oxide.

7. The magnetic memory structure as in claim 1 , further comprising first and second electrodes, wherein the tunnel junction structure and the Ru hard mask layer are located between the first and second electrodes.

8. A magnetic memory structure, comprising:

a tunnel junction structure including a magnetic free layer, a magnetic reference layer under the magnetic free layer, and a non-magnetic, electrically insulating barrier layer below the magnetic free layer and above the magnetic reference layer, wherein the magnetic reference layer is wider than the insulating barrier layer and the magnetic free layer;

a Ru hard mask layer formed over the tunnel junction structure; and

a non-magnetic, dielectric isolation layer deposited above the magnetic reference layer and surrounding the Ru hard mask layer, the magnetic free layer, and the insulating barrier layer,

wherein the Ru hard mask layer is a capping layer formed on the magnetic free layer.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2021
From: SPIN (ASSIGNMENT FOR BENEFIT OF CREDITORS), LLC
To: INTEGRATED SILICON SOLUTION, (CAYMAN) INC.
Reel/Frame 057407/0829 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 20, 2021
From: SPIN MEMORY, INC.
To: SPIN (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC
Reel/Frame 056927/0038 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 24, 2019
From: PINARBASI, MUSTAFA; HERNANDEZ, JACOB ANTHONY; CHIU, CHENG WEI
To: SPIN MEMORY, INC.
Reel/Frame 048979/0294 →
Continuity (1)
Related Publication 20200343298A1 · Oct 29, 2020
Cited By (1)
US 12,532,666