IP Library › Granted Patent US 10,510,583
Granted Patent B2
US 10,510,583 · App. 16/409,038 · Granted Dec 17, 2019

Method of manufacturing silicon germanium-on-insulator

Inventors: Gang Wang (Grover, MO); Shawn George Thomas (Chesterfield, MO)
Assignee: GlobalWafers Co., Ltd.
H01L21/76256H01L21/0245H01L21/0262H01L21/02488H01L21/02499H01L21/02502H01L21/02532H01L21/02658H01L21/02694H01L21/3065H01L21/76251H01L21/0242
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,510,583
App. No.
16/409,038
Granted
Dec 17, 2019
Kind
B2
Abstract

The disclosed method is suitable for producing a SiGe-on-insulator structure. According to some embodiments of the method, a layer comprising SiGe is deposited on silicon-on-insulator substrate comprising an ultra-thin silicon top layer. In some embodiments, the layer comprising SiGe is deposited by epitaxial deposition. In some embodiments, the SiGe epitaxial layer is high quality since it is produced by engineering the strain relaxation at the Si/buried oxide interface. In some embodiments, the method accomplishes elastic strain relaxation of SiGe grown on a few monolayer thick Si layer that is weakly bonded to the underline oxide.

Claims (21)

1. A multilayer structure comprising:

a silicon-on-insulator substrate comprising (i) a single crystal semiconductor handle layer comprising two major, generally parallel surfaces, one of which is a front surface of the single crystal semiconductor handle layer and the other of which is a back surface of the single crystal semiconductor handle layer, a circumferential edge joining the front and back surfaces of the single crystal semiconductor handle layer, a central plane between and parallel to the front surface and the back surface of the single crystal semiconductor handle layer, a central axis perpendicular to the central plane, and a bulk region between the front and back surfaces of the single crystal semiconductor handle layer, (ii) a dielectric layer in interfacial contact with the front surface of the single crystal semiconductor handle layer, and (ii) a silicon layer in interfacial contact with the dielectric layer, wherein the silicon layer has a thickness between about 0.5 nanometer and about 4 nanometers, as measured along the central axis, and further wherein the silicon layer comprises a hydride-terminated surface;

a first silicon germanium layer in interfacial contact with the hydride-terminated surface of the silicon layer, wherein the first silicon germanium comprises silicon and germanium and has a formula of Si x Ge 1−x , wherein x is between about 0.2 and about 0.8, molar ratio; and

a second silicon germanium layer in interfacial contact with the first silicon germanium layer, wherein the second silicon germanium layer comprises silicon and germanium and has a formula Si y Ge 1−y , wherein y is between about 0.3 and about 0.9, molar ratio.

2. The multilayer structure of claim 1 wherein single crystal semiconductor handle has a resistivity between about 3000 Ohm-cm and about 10,000 Ohm-cm.

3. The multilayer structure of claim 1 wherein the silicon layer comprising the hydride-terminated surface has a thickness between about 0.5 nanometer and about 2 nanometers, as measured along the central axis.

4. The multilayer structure of claim 1 wherein the silicon layer comprising the hydride-terminated surface has a thickness between about 1 nanometer and about 2 nanometers, as measured along the central axis.

5. The multilayer structure of claim 1 wherein the first silicon germanium layer has a thickness between about 0.5 nanometer and about 8 nanometers, as measured along the central axis.

6. The multilayer structure of claim 1 wherein the first silicon germanium layer has a thickness between about 1 nanometer and about 4 nanometers, as measured along the central axis.

7. The multilayer structure of claim 1 wherein the first silicon germanium layer comprises silicon and germanium and has a formula of Si x Ge 1−x , wherein x is between about 0.2 and about 0.4, molar ratio.

8. The multilayer structure of claim 1 wherein the second silicon germanium layer has a thickness between about 2 nanometers and about 5000 nanometers, as measured along the central axis.

9. The multilayer structure of claim 1 wherein the second silicon germanium layer has a thickness between about 2 nanometers and about 500 nanometers, as measured along the central axis.

10. The multilayer structure of claim 1 wherein the second silicon germanium layer has a thickness between about 2 nanometers and about 100 nanometers, as measured along the central axis.

11. The multilayer structure of claim 1 wherein the second silicon germanium layer has a thickness between about 4 nanometers and about 40 nanometers, as measured along the central axis.

12. The multilayer structure of claim 1 wherein the second silicon germanium layer has a threading dislocation density of less than 1×10 6 /cm 2 .

13. The multilayer structure of claim 1 wherein the second silicon germanium layer has surface roughness using RMS (root mean square) of less than 5 angstroms.

14. The multilayer structure of claim 1 wherein the silicon layer comprising the hydride-terminated surface further comprises a surfactant atom selected from the group consisting of arsenic, antimony, tellurium, and any combination thereof.

15. The multilayer structure of claim 1 further comprising a passivation layer comprising silicon in interfacial contact with the second silicon germanium layer.

16. The multilayer structure of claim 1 further comprising boron atoms at the interface between the silicon layer in interfacial and the dielectric layer.

17. The multilayer structure of claim 1 further comprising boron hydrides at the interface between the silicon layer in interfacial and the dielectric layer.

18. The multilayer structure of claim 15 wherein the passivation layer has a thickness between about 0.1 nanometer and about 4 nanometers, as measured along the central axis.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 24, 2019
From: WANG, GANG; THOMAS, SHAWN GEORGE
To: SUNEDISON SEMICONDUCTOR LIMITED (UEN201334164H)
Reel/Frame 049276/0141 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 24, 2019
From: SUNEDISON SEMICONDUCTOR LIMITED
To: GLOBALWAFERS CO., LTD
Reel/Frame 049276/0220 →
Continuity (3)
Continuation 15574009
Provisional Application 62169178 · Jun 1, 2015
Related Publication 20190273015A1 · Sep 5, 2019