IP Library Granted Patent US 11,443,667
Granted Patent B2
US 11,443,667 · App. 16/419,018 · Granted Sep 13, 2022

Display apparatus and data driving integrated circuit thereof

Inventors: Chang-Pao Chang (Hsinchu, TW); Wei-Da Guo (Hsinchu, TW); Yueh-Hsun Tsai (Taipei, TW)
Assignee: Novatek Microelectronics Corp.
G09G3/20H01L23/60H01L27/0296G09G3/3696G09G2300/0426G09G2310/027G09G2310/0275G09G2320/0204G09G2330/021G09G2330/028G09G2330/04G09G2330/06H01L27/0248H01L27/0255H01L27/0292H05K1/0259
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,443,667
App. No.
16/419,018
Granted
Sep 13, 2022
Kind
B2
Abstract

The disclosure provides a display apparatus and a data driving integrated circuit thereof for removing the interference patterns caused by radio wave interference. In the disclosure, a data driving integrated circuit includes a gamma voltage generating circuit, power terminals for receiving power voltages of the gamma voltage generating circuit. The data driving integrated circuit couples dummy terminals to the power terminals, so as to decrease the equivalent impedance of the power terminals through a parallel connection between the I/O ESD protection circuits. Therefore, the DC offset of the power voltages caused by the radio wave interference may be decreased.

Claims (52)

1. A data driving integrated circuit, comprising:

a gamma voltage generating circuit, configured to receive a first voltage and a second voltage, wherein the first voltage and the second voltage are in a gamma voltage range, or are as the largest and the smallest gamma voltages of the gamma voltage range;

a first power terminal, configured to receive the first voltage as a first gamma reference voltage;

a first ESD protection circuit associated with the first power terminal, wherein

the first ESD protection circuit is disposed in a path connecting between the first power terminal and the gamma voltage generating circuit;

a second power terminal, configured to receive the second voltage as a second gamma reference voltage;

a first dummy terminal, configured to receive a third gamma reference voltage other than the first voltage and the second voltage, wherein

a DC offset included in the first gamma reference voltage received by the first power terminal is reduced by turning on a first switch disposed between the first dummy terminal and the first power terminal to directly connect the first dummy terminal with the first power terminal; and

second ESD protection circuit associated with the first dummy terminal; wherein

the first ESD protection circuit and the second ESD protection circuit are coupled in parallel.

2. The data driving integrated circuit of claim 1 , wherein the first power terminal, the second power terminal and the first dummy terminal are input/output pins on the data driving integrated circuit and configured to connect to and communicate with an external circuit.

3. The data driving integrated circuit of claim 1 , further comprising:

a second dummy terminal, coupled to the second power terminal;

a third ESD protection circuit associated with the second power terminal; and

a fourth ESD protection circuit associated with the second dummy terminal,

wherein the third ESD protection circuit and the fourth ESD protection circuit are coupled in parallel.

4. The data driving integrated circuit of claim 1 , wherein the gamma voltage generation circuit comprises one or more voltage dividing circuits for generating a plurality of gamma voltages based on the first voltage and the second voltage.

5. The data driving integrated circuit of claim 3 , further comprising:

a second switch, coupled between the second power terminal and the second dummy terminal.

6. The data driving integrated circuit of claim 5 , further comprising:

a controller, configured to turn on or off the first switch connecting the first power terminal with the first dummy terminal, and configured to turn on or off the second switch connecting the second power terminal with the second dummy terminal.

7. The data driving integrated circuit of claim 5 , further comprising a control terminal, receiving a control signal from an external controller, wherein the control signal is configured to turn on or off the first and second switches.

8. A display apparatus, comprising:

a display panel, comprising a plurality of pixels, wherein each pixel is driven according to a data voltage;

a data driving integrated circuit, disposed on a substrate which is a part of the display panel, for providing data voltages to drive the pixels, and

the data driving integrated circuit comprising:

a gamma voltage generating circuit, configured to receive a first voltage and a second voltage, wherein

the first voltage and the second voltage are in a gamma voltage range, or are as the largest and the smallest gamma voltages of the gamma voltage range;

a first power terminal, configured to receive the first voltage as a first gamma reference voltage;

a first ESD protection circuit associated with the first power terminal, wherein

the first ESD protection circuit is disposed in a path connecting between the first power terminal and the gamma voltage generating circuit;

a second power terminal, configured to receive the second voltage as a second gamma reference voltage;

a first dummy terminal, configured to receive a third gamma reference voltage other than the first voltage and the second voltage, wherein

a DC offset included in the first gamma reference voltage received by the first power terminal is reduced by turning on a first switch disposed between the first dummy terminal and the first power terminal to directly connect the first dummy terminal with the first power terminal; and

a second ESD protection circuit associated with the first dummy terminal;

wherein the first ESD protection circuit and the second ESD protection circuit are coupled in parallel,

a power supplying circuit, disposed on a mainboard, and configured to generate the first voltage and the second voltage; and

a connecting device connecting the mainboard and the data driving integrated circuit, wherein

the first voltage and the second voltage are transmitted to the data driving integrated circuit through the connecting device.

9. The display apparatus of claim 8 , wherein the data driving integrated circuit further comprising:

a second dummy terminal, coupled to the second power terminal;

a third ESD protection circuit associated with the second power terminal; and

a fourth ESD protection circuit associated with the second dummy terminal,

wherein the third ESD protection circuit and the fourth ESD protection circuit are coupled in parallel.

10. The display apparatus of claim 8 , wherein the gamma voltage generation circuit comprises one or more voltage dividing circuits for generating a plurality of gamma voltages based on the first voltage and the second voltage.

11. The display apparatus of claim 9 , wherein the data driving integrated circuit further comprising:

a second switch, coupled between the second power terminal and the second dummy terminal.

12. The display apparatus of claim 11 , wherein the data driving integrated circuit further comprising:

a controller, configured to turn on or off the first switch connecting the first power terminal with the first dummy terminal, and configured to turn on or off the second switch connecting the second power terminal with the second dummy terminal.

13. The display apparatus of claim 11 , further comprising:

a controller, coupled to the gamma voltage generating circuit, and configured to generate a control signal,

wherein the gamma voltage generating circuit, further comprises a control terminal, receiving the control signal from the controller, wherein the control signal is configured to turn on or off the first and second switches.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 30, 2019
From: CHANG, CHANG-PAO; GUO, WEI-DA; TSAI, YUEH-HSUN
To: NOVATEK MICROELECTRONICS CORP.
Reel/Frame 049312/0910 →
Continuity (2)
Provisional Application 62674632 · May 22, 2018
Related Publication 20190362665A1 · Nov 28, 2019