IP Library › Granted Patent US 11,342,288
Granted Patent B2
US 11,342,288 · App. 16/430,849 · Granted May 24, 2022

Signal isolator having at least one isolation island

Inventors: Robert A. Briano (Auburn, NH); Alejandro Gabriel Milesi (Buenos Aires, AR)
Assignee: Allegro MicroSystems, LLC
H01L23/642H01L23/552H01L23/66H03H7/004H04L25/0266
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,342,288
App. No.
16/430,849
Granted
May 24, 2022
Kind
B2
Abstract

Methods and apparatus for a signal isolator having reduced parasitics. An example embodiment, a signal isolator and include a first metal region electrically connected to a first die portion, a second die portion isolated from the first die portion, and a second metal region electrically connected to the second die portion. A third metal region can be electrically isolated from the first and second metal regions and a third die portion can be electrically isolated from the first, second and third metal regions. In embodiments, the first metal region, the second metal region, and the third metal region provide a first isolated signal path from the first die portion to the second die portion.

Claims (54)

1. A signal isolator, comprising:

a first die portion;

first metal region electrically connected to the first die portion;

a second die portion isolated from the first die portion;

a second metal region electrically connected to the second die portion;

a third metal region electrically isolated from the first and second metal regions;

a third die portion electrically isolated from the first, second and third metal regions,

wherein the first metal region, the second metal region, and the third metal region provide a first isolated signal path from the first die portion to the second die portion; and

wherein the first metal region, the second metal region and the third die portion provide a second isolated signal path from the first die portion to the second die portion in parallel with the first isolated signal path.

2. The signal isolator according to claim 1 , wherein the first die portion, the second die portion and the third die portion are formed in a first layer, wherein the third die portion is electrically isolated from the first and second die portions.

3. The signal isolator according to claim 2 , wherein the first layer comprises an epitaxial layer.

4. The signal isolator according to claim 1 , wherein the third die portion is separated from the first die portion and the second die portion by respective isolating trenches.

5. The signal isolator according to claim 1 , further including a layer of conductive material deposited on a top of the third die portion.

6. The signal isolator according to claim 1 , wherein the first and second metal regions are formed in a first metal layer.

7. The signal isolator according to claim 6 , wherein a third metal region is formed in a second metal layer.

8. The signal isolator according to claim 1 , wherein the first isolated signal path comprises a first capacitor capacitively coupled with a second capacitor, wherein the first capacitor comprises the first metal region and the third metal region, and the second capacitor comprises the third metal region and the second metal region.

9. The signal isolator according to claim 8 , wherein the second isolated signal path includes a third capacitor capacitively coupled to a fourth capacitor, wherein the third capacitor comprises the first metal region and the third die portion, and the fourth capacitor comprises the third die portion and the second metal region.

10. The signal isolator according to claim 1 , wherein the third metal region overlaps with the first and second metal regions.

11. The signal isolator according to claim 1 , wherein the first isolated signal path comprises a differential signal pair.

12. A signal isolator, comprising:

a first die portion;

a first metal region electrically connected to the first die portion;

a second die portion isolated from the first die portion;

a second metal region electrically connected to the second die portion;

a third metal region electrically isolated from the first and second metal regions;

a third die portion electrically isolated from the first, second and third metal regions; and

a fourth die portion electrically isolated from the first, second and third metal regions and isolated from the third die portion,

wherein the first metal region, the second metal region, and the third metal region provide an isolated signal path from the first die portion to the second die portion,

wherein the first die portion, the second die portion, the third die portion, and the fourth die portion are formed in a first layer, wherein the third die portion is electrically isolated from the fourth die portion, and

wherein the first layer comprises an epitaxial layer.

13. The signal isolator according to claim 12 , wherein the third die portion is separated from the fourth die portion by respective isolating trenches.

14. The signal isolator according to claim 12 , wherein the first and second metal regions are formed in a first metal layer.

15. The signal isolator according to claim 14 , wherein a third metal region is formed in a second metal layer.

16. The signal isolator according to claim 12 , wherein the isolated signal path comprises a first capacitor capacitively coupled with a second capacitor, wherein the first capacitor comprises the first metal region and the third metal region, and the second capacitor comprises the third metal region and the second metal region.

17. The signal isolator according to claim 12 , wherein the third metal region overlaps with the first and second metal regions.

18. The signal isolator according to claim 12 , wherein the isolated signal path comprises a differential signal pair.

19. A signal isolator, comprising:

a first die portion;

first metal region electrically connected to the first die portion;

a second die portion isolated from the first die portion;

a second metal region electrically connected to the second die portion;

a third metal region electrically isolated from the first and second metal regions;

a third die portion electrically isolated from the first, second and third metal regions,

wherein the first metal region, the second metal region, and the third metal region provide a first isolated signal path from the first die portion to the second die portion, wherein the first isolated signal path does not include the third die portion; and

wherein the first metal region, the second metal region and the third die portion provide a second isolated signal path from the first die portion to the second die portion in parallel with the first isolated signal path.

20. A signal isolator, comprising:

a first die portion;

first metal region electrically connected to the first die portion;

a second die portion isolated from the first die portion;

a second metal region electrically connected to the second die portion;

a third metal region electrically isolated from the first and second metal regions;

a third die portion electrically isolated from the first, second and third metal regions,

wherein the first metal region, the second metal region, and the third metal region provide a first isolated signal path from the first die portion to the second die portion; and

wherein the first metal region, the second metal region and the third die portion provide a second isolated signal path from the first die portion to the second die portion in parallel with the first isolated signal path, wherein the first, second, and third metal regions are on the same side of the third die portion.

Assignments (6)
RELEASE OF SECURITY INTEREST IN PATENTS AT REEL 053957/FRAME 0874 Recorded Nov 1, 2023
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 065420/0572 →
RELEASE OF SECURITY INTEREST IN PATENTS (R/F 053957/0620) Recorded Jun 22, 2023
From: MIZUHO BANK, LTD., AS COLLATERAL AGENT
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 064068/0360 →
PATENT SECURITY AGREEMENT Recorded Jun 22, 2023
From: ALLEGRO MICROSYSTEMS, LLC
To: MORGAN STANLEY SENIOR FUNDING, INC., AS THE COLLATERAL AGENT
Reel/Frame 064068/0459 →
PATENT SECURITY AGREEMENT Recorded Oct 1, 2020
From: ALLEGRO MICROSYSTEMS, LLC
To: MIZUHO BANK LTD., AS COLLATERAL AGENT
Reel/Frame 053957/0620 →
PATENT SECURITY AGREEMENT Recorded Oct 1, 2020
From: ALLEGRO MICROSYSTEMS, LLC
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
Reel/Frame 053957/0874 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 7, 2019
From: BRIANO, ROBERT A.; MILESI, ALEJANDRO GABRIEL; ALLEGRO MICROSYSTEMS ARGENTINA S.A.
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 049399/0978 →
Continuity (1)
Related Publication 20200388581A1 · Dec 10, 2020
Cited By (2)
US 12,199,586 US 12,526,012