IP Library › Granted Patent US 10,720,462
Granted Patent B2
US 10,720,462 · App. 16/439,235 · Granted Jul 21, 2020

Semiconductor device and imaging device

Inventors: Kengo Kotoo (Kumamoto, JP); Kaoru Koike (Kumamoto, JP)
Assignee: Sony Corporation
H01L27/14634G06F30/39H01L23/522H01L23/562H01L23/585H01L24/08H01L24/89H01L25/043H01L25/065H01L25/0657H01L25/07H01L25/074H01L25/0756H01L25/16H01L25/18H01L27/1469H01L27/14636H01L23/528H01L23/5226H01L23/53228H01L27/14621H01L27/14627H01L2224/08121H01L2224/08145H01L2224/80121H01L2224/80194H01L2224/80895H01L2224/80896
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,720,462
App. No.
16/439,235
Granted
Jul 21, 2020
Kind
B2
Abstract

To improve the joining strength between semiconductor chips. In a semiconductor device, a first semiconductor chip includes a first joining surface including a first insulating layer, a plurality of first pads to which a first inner layer circuit insulated by the first insulating layer is electrically connected, and a linear first metal layer arranged on an outside of the plurality of first pads. A second semiconductor chip includes a second joining surface joined to the first joining surface, the second joining surface including a second insulating layer, a plurality of second pads that are arranged in positions facing the first pads and to which a second inner layer circuit insulated by the second insulating layer is electrically connected, and a linear second metal layer arranged in a position facing the first metal layer. A width of the first metal layer and the second metal layer is a width based on a joining strength between the first insulating layer and the second insulating layer and a joining strength between the first metal layer and the second metal layer in an area from an end portion of the first semiconductor chip to the first pad.

Claims (45)

1. A light detecting device, comprising:

a first substrate including a plurality of pixels in a pixel array and a first wiring layer, wherein the first wiring layer includes a first pad and a first guard ring; and

a second substrate including a signal processing region and a second wiring layer,

wherein the plurality of pixels outputs a plurality of pixel signals to the signal processing region,

wherein the second wiring layer includes a second pad and a second guard ring,

wherein the first pad is joined to the second pad,

wherein the first pad and the second pad are electrically connected to each other,

wherein the first pad is electrically connected to the first substrate,

wherein the second pad is electrically connected to the second substrate,

wherein the first guard ring and the second guard ring are disposed outside of the pixel array,

wherein the first guard ring is joined to the second guard ring; and

wherein the first guard ring and the second guard ring have different widths.

2. The light detecting device of claim 1 , wherein the first substrate further includes a first via.

3. The light detecting device of claim 2 , wherein the first via is electrically connected to the first guard ring.

4. The light detecting device of claim 3 , wherein the first guard ring is electrically connected to a grounding conductor.

5. The light detecting device of claim 1 , wherein the first substrate is mechanically joined to the second substrate.

6. The light detecting device of claim 1 , wherein the signal processing region is configured to perform processing of the pixel signals.

7. The light detecting device of claim 6 , wherein the processing includes analog to digital conversion of the pixel signals.

8. The light detecting device of claim 6 , wherein the signal processing region is configured to generate control signals for the pixels.

9. The light detecting device of claim 1 , wherein the first guard ring is a linear metal layer arranged on an outside of the first pad.

10. The light detecting device of claim 9 , wherein the second guard ring is a linear metal layer arranged on an outside of the second pad.

11. The light detecting device of claim 10 , wherein the first guard ring, the first pad, the second guard ring, and the second pad are formed from copper.

12. The light detecting device of claim 1 , wherein the first substrate further includes a first insulating layer, wherein the first guard ring, the first pad, and the first insulating layer form portions of a joining surface of the first substrate.

13. The light detecting device of claim 12 , wherein the second substrate further includes a second insulating layer, wherein the second guard ring, the second pad, and the second insulating layer form portions of a joining surface of the second substrate.

14. The light detecting device of claim 13 , wherein the joining surface of the first substrate and the joining surface of the second substrate are joined together.

15. The light detecting device of claim 14 , wherein the first pad is embedded in the first insulating layer, and wherein the second pad is embedded in the second insulating layer.

16. The light detecting device of claim 15 , wherein at least a portion of the first insulating layer between the first pad and the first guard ring and at least a portion of the second insulating layer between the second pad and the second guard ring are joined together.

17. The light detecting device of claim 1 , wherein the first guard ring and the second guard ring have a same width.

18. The light detecting device of claim 1 , wherein the first substrate includes a plurality of wiring layers.

19. The light detecting device of claim 18 , wherein a plurality of vias and the plurality of wiring layers connect the pixels to the processing region.

20. An imaging device, comprising:

a light detecting device, including:

a first substrate including a plurality of pixels in a pixel array and a first wiring layer, wherein the first wiring layer includes a first pad and a first guard ring; and

a second substrate including a signal processing region and a second wiring layer,

wherein the plurality of pixels outputs a plurality of pixel signals to the signal processing region,

wherein the second wiring layer includes a second pad and a second guard ring,

wherein the first pad is joined to the second pad,

wherein the first pad and the second pad are electrically connected to each other,

wherein the first pad is electrically connected to the first substrate,

wherein the second pad is electrically connected to the second substrate,

wherein the first guard ring and the second guard ring are disposed outside of the pixel array,

wherein the first guard ring is joined to the second guard ring, and

wherein the first guard ring and the second guard ring have different widths;

a plurality of microlenses, wherein at least one microlens is provided for each pixel in the plurality of pixels; and

a plurality of color filters, wherein the color filters are between the microlenses and the pixels.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 11, 2020
From: KOTOO, KENGO; KOIKE, KAORU
To: SONY CORPORATION
Reel/Frame 052085/0557 →
Priority Claims (1)
JP 2015-100742 · May 18, 2015 · national
Continuity (2)
Continuation 15572870
Related Publication 20190296073A1 · Sep 26, 2019