IP Library Granted Patent US 10,872,920
Granted Patent B2
US 10,872,920 · App. 16/469,818 · Granted Dec 22, 2020

Sensor chip and electronic apparatus

Inventors: Yohtaro Yasu (Kanagawa, JP); Katsuhiko Hanzawa (San Jose, CA)
Assignee: Sony Semiconductor Solutions Corporation
H01L27/14634G01S7/4863H01L27/14636H04N5/353H04N5/378H04N5/3765
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,872,920
App. No.
16/469,818
Granted
Dec 22, 2020
Kind
B2
Abstract

A sensor chip includes: a pixel array unit that has a rectangular-shaped area in which a plurality of sensor elements are arranged in an array pattern; and a global control circuit, in which driving elements simultaneously driving the sensor elements are arranged in one direction, and each of the driving elements is connected to a control line disposed for each one column of the sensor elements, that is arranged to have a longitudinal direction to be along a long side of the pixel array unit. For example, the present technology can be applied to ToF sensor.

Claims (31)

1. A sensor chip comprising:

a pixel array unit that has a rectangular-shaped area in which a plurality of sensor elements are arranged in an array pattern; and

a global control circuit, in which driving elements simultaneously driving the sensor elements are arranged in one direction, and each of the driving elements is connected to a control line disposed for each one column of the sensor elements, that is arranged to have a longitudinal direction to be along a long side of the pixel array unit.

2. The sensor chip according to claim 1 ,

wherein two global control circuits are arranged on both sides of the pixel array unit along a longitudinal direction of the pixel array unit, and

the driving elements of each of the global control circuits are connected to both ends of the control line.

3. The sensor chip according to claim 2 ,

wherein the control line arranged for each one column of the sensor elements is divided at approximate center of the pixel array unit, and

among the driving elements of the two global control circuits arranged on both sides of the pixel array unit, the driving elements of one side are connected to the divided control line of one side, and the driving elements of the other side are connected to the divided control line of the other side.

4. The sensor chip according to claim 1 , wherein the sensor chip has a stacking structure in which a sensor substrate in which the pixel array unit is arranged and a logic substrate in which the global control circuit is arranged are stacked.

5. The sensor chip according to claim 4 , wherein the driving elements arranged in the global control circuit of the logic substrate are connected to a one end portion of the control line through a connection portion disposed on a periphery of an area in which the pixel array unit is arranged in the sensor substrate.

6. The sensor chip according to claim 4 ,

wherein two global control circuits are arranged in the logic substrate in correspondence with both sides of the pixel array unit along a longitudinal direction of the pixel array unit, and

the driving elements arranged in the two global control circuits arranged in the logic substrate are connected to both end portions of the control line through connection portions disposed on both sides, facing each other, on the periphery of the area in which the pixel array unit is arranged in the sensor substrate.

7. The sensor chip according to claim 4 ,

wherein the control line arranged for each one column of the sensor elements is divided at approximate center of the pixel array unit, and

among the driving elements of the two global control circuits arranged in the logic substrate in correspondence with both sides of the pixel array unit respectively, the driving elements of one side are connected to the divided control line of one side, and the driving elements of the other side are connected to the divided control line of the other side.

8. The sensor chip according to claim 4 , wherein the global control circuit is arranged at approximate center of the logic substrate, and the driving elements arranged in the global control circuit of the logic substrate are connected to approximate center of the control line through a connection portion disposed to overlap the pixel array unit in a plan view.

9. The sensor chip according to claim 4 ,

wherein the control line arranged for each one column of the sensor elements is divided at approximate center of the pixel array unit, and

two driving elements are arranged for each one column of the sensor elements in the global control circuit, the driving elements of one side are connected to an end portion of a center side of the pixel array unit of the control line of one side, and the driving elements of the other side are connected to an end portion of the center side of the pixel array unit of the control line of the other side.

10. The sensor chip according to claim 4 , wherein the two global control circuits are arranged in the logic substrate, the driving elements of one of the global control circuits are connected to center of one half portion of the control line of one side, and the driving elements of the other of the global control circuits are connected to center of one half portion of the control line of the other side.

11. The sensor chip according to claim 4 ,

wherein the control line arranged for each one column of the sensor elements is divided at approximate center of the pixel array unit, and

the two global control circuits are arranged in the logic substrate, the driving elements of one of the global control circuits are connected to center of the control line of one side, and the driving elements of the other global control circuit are connected to center of the control line of the other side.

12. The sensor chip according to claim 11 , wherein the control line is divided into three or more control lines, and the driving elements of corresponding three or more global control circuits are connected at approximate center of the control lines.

13. The sensor chip according to claim 12 , wherein the control line is divided into a plurality of parts, at least one global control circuit is arranged in the logic substrate, and a plurality of buffer circuits corresponding to the division number of the control line are arranged.

14. The sensor chip according to claim 4 , wherein the sensor chip is configured by stacking three or more semiconductor substrates.

15. An electronic apparatus including a sensor chip comprising:

a pixel array unit that has a rectangular-shaped area in which a plurality of sensor elements are arranged in an array pattern; and

a global control circuit, in which driving elements simultaneously driving the sensor elements are arranged in one direction, and each of the driving elements is connected to a control line disposed for each one column of the sensor elements, that is arranged to have a longitudinal direction to be along a long side of the pixel array unit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 31, 2019
From: YASU, YOHTARO; HANZAWA, KATSUHIKO
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 049918/0485 →
Continuity (2)
Continuation 15695400 · Sep 5, 2017
Related Publication 20200092499A1 · Mar 19, 2020