IP Library Granted Patent US 11,094,866
Granted Patent B2
US 11,094,866 · App. 16/495,219 · Granted Aug 17, 2021

Method for producing an optoelectronic component, and optoelectronic component

Inventors: Guido Weiss (Pielenhofen, DE); Christoph Schwarzmaier (Regensburg, DE); Dominik Scholz (Bad Abbach, DE); Nicole Heitzer (Brennberg, DE)
Assignee: OSRAM OLED GMBH
H01L33/62C25D7/123H01L24/11H01L24/13H01L33/60H01L2224/1147H01L2224/11462H01L2224/13082H01L2224/13166H01L2224/13211H01L2224/13218H01L2224/13224H01L2224/13239H01L2224/13244H01L2224/13247H01L2224/13269H01L2924/0103H01L2924/014H01L2924/0105H01L2924/01013H01L2924/01029H01L2924/01047H01L2924/01078H01L2924/01079H01L2933/0058H01L2933/0066
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,094,866
App. No.
16/495,219
Granted
Aug 17, 2021
Kind
B2
Abstract

A method for producing an optoelectronic component and an optoelectronic component are disclosed. In an embodiment a method includes providing a semiconductor chip having an active region for radiation emission, applying a seed layer on the semiconductor chip, wherein the seed layer includes a first metal and a second metal being different from the first metal, and wherein the second metal is less noble than the first metal, applying a structured photoresist layer directly to the seed layer and applying a solder layer at least to regions of the seed layer which are not covered by the photoresist layer, wherein a ratio of the first metal to the second metal in the seed layer is between 95:5 to 99:1.

Claims (24)

1. A method for producing an optoelectronic component, the method comprising:

providing a semiconductor chip having an active region for radiation emission;

applying a seed layer on the semiconductor chip, wherein the seed layer comprises a first metal and a second metal being different from the first metal, and wherein the second metal is less noble than the first metal;

applying a structured photoresist layer directly to the seed layer; and

applying a solder layer at least to regions of the seed layer which are not covered by the photoresist layer,

wherein a ratio of the first metal to the second metal in the seed layer is between 95:5 to 99:1.

2. The method according to claim 1 , further comprising tempering the seed layer.

3. The method according to claim 1 , further comprising removing the photoresist layer with a lift-off method.

4. The method according to claim 1 , further comprising removing the regions of the seed layer not covered by the photoresist layer by wet chemical etching.

5. The method according to claim 1 , wherein a region between the photoresist layer and the seed layer is free of a nitride layer for adhesion promotion.

6. The method according to claim 1 , wherein the seed layer is free of titanium.

7. The method according to claim 1 , wherein the first metal is gold, silver, platinum or copper.

8. The method according to claim 1 , wherein the second metal is zinc, tin or aluminum.

9. The method according to claim 1 , wherein the first metal is gold and the second metal is zinc.

10. The method according to claim 1 , wherein a proportion of the second metal in the seed layer is between 0.5 wt % and 10 wt %.

11. The method according to claim 1 , wherein the seed layer has a layer thickness between 50 nm and 5000 nm.

12. The method according to claim 1 , wherein the solder layer comprises a metal which is electrodeposited and corresponds to the first metal of the seed layer.

13. An optoelectronic component comprising:

a semiconductor chip comprising an active region configured to emit radiation;

a structured seed layer comprising a first metal and a second metal being different from the first metal, wherein the second metal is less noble than the first metal, and wherein the seed layer is arranged on the semiconductor chip; and

a solder layer arranged directly on the seed layer,

wherein a ratio of the first metal to the second metal in the seed layer is between 95:5 to 99:1.

14. The optoelectronic component according to claim 13 , wherein the solder layer comprises the first metal.

15. The optoelectronic component according to claim 13 , wherein the solder layer comprises the first metal and tin.

Assignments (3)
MERGER Recorded Feb 17, 2026
From: OSRAM OLED GMBH
To: AMS-OSRAM INTERNATIONAL GMBH
Reel/Frame 074881/0104 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 3, 2020
From: OSRAM OPTO SEMICONDUCTORS GMBH
To: OSRAM OLED GMBH
Reel/Frame 051464/0504 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 29, 2019
From: WEISS, GUIDO; SCHWARZMAIER, CHRISTOPH; SCHOLZ, DOMINIK; HEITZER, NICOLE
To: OSRAM OPTO SEMICONDUCTORS GMBH
Reel/Frame 050856/0779 →