IP Library Granted Patent US 10,825,731
Granted Patent B2
US 10,825,731 · App. 16/506,004 · Granted Nov 3, 2020

Methods of aligning a semiconductor wafer for singulation

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,825,731
App. No.
16/506,004
Granted
Nov 3, 2020
Kind
B2
Abstract

Implementations of a method for aligning a semiconductor wafer for singulation may include: providing a semiconductor wafer having a first side and a second side. The first side of the wafer may include a plurality of die and the plurality of die may be separated by streets. The semiconductor wafer may include an edge ring around a perimeter of the wafer on the second side of the wafer. The wafer may also include a metal layer on the second side of the wafer. The metal layer may substantially cover the edge ring. The method may include grinding the edge ring to create an edge exclusion area and aligning the semiconductor wafer with a saw using a camera positioned in the edge exclusion area on the second side of the wafer. Aligning the wafer may include using three or more alignment features included in the edge exclusion area.

Claims (31)

1. A method for aligning a semiconductor wafer for singulation, the method comprising:

providing a semiconductor wafer having a first side and a second side, the first side of the wafer comprising a plurality of die, wherein the plurality of die are separated by streets, the semiconductor wafer comprising an edge ring around a perimeter of the semiconductor wafer on the second side of the semiconductor wafer, the semiconductor wafer further comprising a metal layer on the second side of the semiconductor wafer wherein the metal layer substantially covers the edge ring;

grinding the edge ring to create an edge exclusion area; and

aligning the semiconductor wafer with a saw using a camera positioned in the edge exclusion area on the second side of the semiconductor wafer using two of more alignment features comprised in the edge exclusion area.

2. The method of claim 1 , wherein the metal layer comprises copper having a thickness of 15 microns.

3. The method of claim 1 , further comprising singulating the plurality of die using one of sawing, lasering, or plasma etching.

4. The method of claim 1 , further comprising mounting the semiconductor wafer to a picking tape.

5. The method of claim 1 , wherein grinding further comprises washing debris from the semiconductor wafer.

6. The method of claim 1 , wherein the metal layer comprises one of gold, copper, nickel, or any combination thereof.

7. The method of claim 1 , wherein the camera is an infrared camera and the semiconductor wafer comprises silicon.

8. A method for aligning a semiconductor wafer for singulation, the method comprising:

providing a semiconductor wafer comprising a first side and a second side, the semiconductor wafer comprising an edge ring around a perimeter of the semiconductor wafer on the second side of the semiconductor wafer;

applying a metal coating to the second side of the semiconductor wafer, wherein the metal coating extends substantially over the edge ring;

creating an edge exclusion area through removal of the edge ring; and

aligning the semiconductor wafer for singulation using an infrared camera, wherein the infrared camera uses two or more alignment features in the edge exclusion area.

9. The method of claim 8 , wherein the metal coating is applied through one of sputtering, evaporation, or plating.

10. The method of claim 8 , further comprising mounting the semiconductor wafer to a film frame.

11. The method of claim 8 , further comprising singulating a plurality of semiconductor die from the semiconductor wafer using one of sawing, lasering, or plasma etching.

12. The method of claim 8 , wherein the metal coating has a thickness of at least 15 microns.

13. The method of claim 8 , wherein removal of the edge ring comprises grinding and washing the semiconductor wafer.

14. The method of claim 8 , further comprising thinning the semiconductor wafer to form the edge ring.

15. A method for aligning a semiconductor wafer for singulation, the method comprising:

mounting a first of a semiconductor wafer to a backgrinding tape, the semiconductor wafer comprising an edge ring around a perimeter of the semiconductor wafer on a second side of the semiconductor wafer;

applying a metal layer to the second side of the semiconductor wafer, wherein the metal layer extends substantially over the edge ring;

grinding the edge ring and removing the metal layer in a perimeter area of the semiconductor wafer;

aligning the semiconductor wafer for singulation using a camera and two or more alignment features in the perimeter area of the semiconductor wafer.

16. The method of claim 15 , wherein the metal layer is applied through one of sputtering, evaporation, and plating.

17. The method of claim 15 , further comprising singulating a plurality of die from the semiconductor wafer using a laser.

18. The method of claim 15 , wherein the metal layer comprises copper having a thickness of 15 microns.

19. The method of claim 15 , wherein the removing the edge ring through grinding further comprises washing debris from the semiconductor wafer.

20. The method of claim 15 , wherein the camera is an infrared camera and the semiconductor wafer is silicon.

Assignments (4)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 051145, FRAME 0062 Recorded Jun 23, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064079/0474 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXCLUSION OF FAIRCHILD SEMICONDUCTOR CORPORATION OF CONVEYING PARTY PREVIOUSLY RECORDED ON REEL 051145 FRAME 0062. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Dec 3, 2019
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 051170/0781 →
SECURITY INTEREST Recorded Nov 26, 2019
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 051145/0062 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 9, 2019
From: SEDDON, MICHAEL J.; NOMA, TAKASHI
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 049699/0034 →