IP Library › Granted Patent US 11,087,652
Granted Patent B2
US 11,087,652 · App. 16/517,923 · Granted Aug 10, 2021

Abnormality detection circuit

Inventors: Akira Hashimoto (Kyoto, JP); Takateru Yamamoto (Kyoto, JP); Sukenori Ito (Kyoto, JP); Yasunobu Inoue (Kyoto, JP)
Assignee: Rohm Co., Ltd.
G09G3/006G09G3/3696G09G2330/12G09G2380/10
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,087,652
App. No.
16/517,923
Granted
Aug 10, 2021
Kind
B2
Abstract

An abnormality detection circuit includes: a plurality of voltage dividing circuits; a first selector configured to select and output one of a plurality of outputs of the plurality of voltage dividing circuits; a first comparator configured to compare an output of the first selector with a reference voltage; and a first detector configured to detect an abnormality based on an output of the first comparator, wherein the selection of the first selector is switched in synchronization with a vertical synchronization signal or a horizontal synchronization signal of a liquid crystal display device.

Claims (9)

1. An abnormality detection circuit comprising:

a plurality of voltage dividing circuits;

a first selector configured to select and output one of a plurality of outputs of the plurality of voltage dividing circuits;

a first comparator configured to compare an output of the first selector with a reference voltage;

a first detector configured to detect an abnormality based on an output of the first comparator; and

a switch part configured to select one of a first connection state in which the output of the first selector is supplied to an inverting input terminal of the first comparator and the reference voltage is supplied to a non-inverting input terminal of the first comparator, or a second connection state in which the output of the first selector is supplied to the non-inverting input terminal of the first comparator and the reference voltage is supplied to the inverting input terminal of the first comparator,

wherein the selection of the first selector is switched in synchronization with a vertical synchronization signal or a horizontal synchronization signal of a liquid crystal display device.

2. A liquid crystal display device comprising: the abnormality detection circuit of claim 1 .

3. A vehicle comprising: the liquid crystal display device of claim 2 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2019
From: HASHIMOTO, AKIRA; YAMAMOTO, TAKATERU; ITO, SUKENORI; INOUE, YASUNOBU
To: ROHM CO., LTD.
Reel/Frame 049820/0114 →
Priority Claims (1)
JP JP2018-137846 · Jul 23, 2018 · national
Continuity (1)
Related Publication 20200027381A1 · Jan 23, 2020