IP Library Granted Patent US 10,996,868
Granted Patent B2
US 10,996,868 · App. 16/519,627 · Granted May 4, 2021

Memory system storing management information and method of controlling same

Inventors: Junji Yano (Kanagawa, JP); Hidenori Matsuzaki (Tokyo, JP); Kosuke Hatsuda (Tokyo, JP)
Assignee: TOSHIBA MEMORY CORPORATION
G06F3/0619G06F3/065G06F3/0647G06F3/0652G06F3/0685G06F11/1456G06F11/1471G06F12/0246G11C7/20G11C11/5628G11C16/0483G11C16/10G11C16/105G06F11/1469G06F2201/84G06F2212/7201G06F2212/7207
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,996,868
App. No.
16/519,627
Granted
May 4, 2021
Kind
B2
Abstract

A memory system includes a management-information restoring unit. The management-information restoring unit determines whether a short break has occurred referring to a pre-log or a post-log in a NAND memory. The management-information restoring unit determines that a short break has occurred when the pre-log or the post-log is present in the NAND memory. In that case, the management-information restoring unit determines timing of occurrence of the short break, and, after selecting a pre-log or a post-log used for restoration, performs restoration of the management information reflecting these logs on a snapshot. Thereafter, the management-information restoring unit applies recovery processing to all write-once blocks in the NAND memory, takes the snapshot again, and opens the snapshot and the logs in the past.

Claims (25)

1. A memory system comprising:

a nonvolatile memory;

a volatile memory; and

a memory controller configured to perform management with respect to data stored in the nonvolatile memory,

wherein the memory controller is configured to:

store first management information in the volatile memory into the nonvolatile memory, the first management information relating to correspondence between address information of the data and address information of the nonvolatile memory;

store second management information into the nonvolatile memory, the second management information being updated according to an execution of a data writing processing; and

in responding to an occurring shutdown of power supplying from outside of the memory system, store the first management information in the volatile memory into the nonvolatile memory as third management information.

2. The memory system according to claim 1 , wherein the memory controller is configured to invalidate the second management information after storing the third management information into the nonvolatile memory.

3. The memory system according to claim 1 , wherein

the nonvolatile memory includes a plurality of blocks, each one of the plurality of blocks being a data erasing unit and including a plurality of pages, each one of the plurality of pages being a data programming unit, and

the memory controller stores the second management information by a page unit in each one of the plurality of blocks.

4. The memory system according to claim 1 , wherein the nonvolatile memory is a NAND flash memory.

5. A method of controlling a memory system comprising:

managing data stored in a nonvolatile memory;

storing first management information in a volatile memory into the nonvolatile memory, the first management information relating to correspondence between address information of the data and address information of the nonvolatile memory;

storing second management information into the nonvolatile memory, the second management information being updated according to an execution of a data writing processing; and

in responding to an occurring shutdown of power supplying from outside of the memory system, storing the first management information in the volatile memory into the nonvolatile memory as third management information.

6. The method according to claim 5 , further comprising:

invalidating the second management information after storing the third management information into the nonvolatile memory.

7. The method according to claim 5 , wherein

the nonvolatile memory includes a plurality of blocks, each one of the plurality of blocks being a data erasing unit and including a plurality of pages, each one of the plurality of pages being a data programming unit; and

the method further comprising:

storing the second management information by a page unit in each one of the plurality of blocks.

8. The method according to claim 5 , wherein the nonvolatile memory is a NAND flash memory.

Assignments (3)
CHANGE OF NAME AND ADDRESS Recorded Feb 4, 2022
From: K.K PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 058957/0124 →
CHANGE OF NAME AND ADDRESS Recorded Jan 31, 2022
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 058905/0582 →
MERGER Recorded Jan 31, 2022
From: TOSHIBA MEMORY CORPORATION
To: K.K PANGEA
Reel/Frame 058946/0675 →