IP Library Granted Patent US 10,972,993
Granted Patent B2
US 10,972,993 · App. 16/522,577 · Granted Apr 6, 2021

Methods and arrangements for frame transmissions

Inventors: Emily H. Qi (Gig Harbor, WA); Po-Kai Huang (San Jose, CA); Minyoung Park (San Ramon, CA); Adrian P. Stephens (Cambridge, GB)
Assignee: Intel IP Corporation
H04W56/0015H04L7/04H04W56/00H04W74/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,972,993
App. No.
16/522,577
Granted
Apr 6, 2021
Kind
B2
Abstract

Logic to “loosely” manage synch frame transmissions in a synch network via the devices synched to the network that implement the logic. Logic may distributedly adjust the frequency of attempting synch frame transmissions without estimating the size of the neighborhood. Logic in devices of a synch network to let each device maintain a Transmission Window (TW). Logic to determine the frequency of attempting synch frame transmissions based upon the TW. Logic to increase TW if the device detects a synch frame transmission. Logic to decrease TW if the device successfully transmits a synch frame. Logic to balance power consumption and discovery timing by adjusting the decrease in TW responsive to a synch transmission in relation to the increase in TW responsive to detection of a synch transmitted by another device.

Claims (78)

1. An apparatus comprising:

memory; and

an integrated circuit coupled with the memory to be used in a station (STA), the integrated circuit coupled with the memory to cause the station to:

set an initial transmission window (TW) value for a TW size, the TW size to indicate a number of discovery windows;

determine a selection number that is an integer between a minimum TW size and the TW size, the selection number to indicate a discovery window (DW) of the number of discovery windows between the minimum TW size and the TW size, to allow the apparatus to transmit, on average, one discovery frame every TW size DWs;

transmit a discovery frame within the DW; and

adjust the TW size based on a transmission start time of the discovery frame, to limit transmissions to a subset of the DWs based on a number of devices that compete for access, the TW size to indicate, on average, more than one DW every TW size DWs.

2. The apparatus of claim 1 , the integrated circuit coupled with the memory to cause the station to:

set the TW size according to a first function.

3. The apparatus of claim 2 , the first function is to increase the TW size.

4. The apparatus of claim 1 , the integrated circuit coupled with the memory to cause the station to:

set the TW size according to a second function.

5. The apparatus of claim 4 , where in the second function is to decrease the TW size.

6. The apparatus of claim 1 , wherein the integrated circuit to cause the station to:

determine the selection number by generating a random number that is an integer between the minimum TW size and a current TW size.

7. The apparatus of claim 1 comprising an antenna array.

8. The apparatus of claim 1 , wherein the station comprising:

a logic to cause the station to:

initialize a variable transmission window (TW) for a TW size;

determine a selection number;

transmit a discovery frame at a start of n-th discovery window (DW); and

adjust the TW size based on a transmission start time of the discovery frame.

9. The apparatus of claim 8 , wherein the logic comprising:

a Medium Access Control (MAC) sublayer logic.

10. The apparatus of claim 9 , wherein the MAC sublayer logic comprising:

a synch logic to determine the discovery frame.

11. The apparatus of claim 8 , wherein the logic comprising:

a physical sublayer logic.

12. A method comprising:

setting, by an integrated circuit, an initial transmission window (TW) value for a TW size, the TW size to indicate a number of discovery windows;

determining, by the integrated circuit, a selection number that is an integer between a minimum TW size and the TW size, the selection number to indicate a discovery window (DW) of the number of discovery windows between the minimum TW size and the TW size, to allow the integrated circuit to transmit, on average, one discovery frame every TW size DWs;

transmitting, by the integrated circuit, a discovery frame within the DW; and

adjusting, by the integrated circuit, the TW size based on a transmission start time of the discovery frame, to limit transmissions to a subset of the DWs based on a number of devices that compete for access, the TW size to indicate, on average, more than one DW every TW size DWs.

13. The method of claim 12 , wherein adjusting comprises:

setting the TW size according to a first function.

14. The method of claim 13 , the first function to increase the TW size.

15. The method of claim 12 , wherein adjusting comprises:

setting the TW size according to a second function.

16. The method of claim 15 , the second function to decrease the TW size.

17. The method of claim 12 , wherein determining the selection number comprises generating a random number that is an integer between a minimum TW size and a current TW size.

18. The method of claim 12 , wherein the integrated circuit comprises:

a Medium Access Control (MAC) sublayer logic.

19. The method of claim 18 , the MAC sublayer logic comprising:

a synch logic to determine the discovery frame.

20. The method of claim 12 , wherein the integrated circuit comprises:

a physical sublayer logic.

21. A system comprising:

memory; and

an integrated circuit coupled with the memory to be used in a station (STA), the integrated circuit coupled with the memory to cause the station to:

set an initial transmission window (TW) value for a TW size, the TW size to indicate a number of discovery windows;

determine a selection number that is an integer between a minimum TW size and the TW size, the selection number to indicate a discovery window (DW) of the number of discovery windows between the minimum TW size and the TW size, to allow the STA to transmit, on average, one discovery frame every TW size DWs;

transmit a discovery frame within the DW; and

adjust the TW size based on a transmission start time of the discovery frame, to limit transmissions to a subset of the DWs based on a number of devices that compete for access, the TW size to indicate, on average, more than one DW every TW size DWs; and

a transmitter coupled with the integrated circuit;

a receiver coupled with the integrated circuit;

a radio coupled with the transmitter and the receiver; and

an antenna coupled with the radio.

22. The system of claim 21 , the integrated circuit coupled with the memory to cause the station to:

set the TW size according to a first function.

23. The system of claim 22 , the first function is to increase the TW size.

24. The system of claim 21 , the integrated circuit coupled with the memory to cause the station to:

set the TW size according to a second function.

25. The system of claim 24 , where in the second function is to decrease the TW size.

26. The system of claim 21 , wherein the integrated circuit to cause the station to:

determine the selection number by generating a random number that is an integer between a minimum TW size and a current TW size.

27. The system of claim 21 comprising an antenna array.

28. The system of claim 21 , wherein the station comprising:

a logic to cause the station to:

initialize a variable transmission window (TW) for a TW size;

determine a selection number;

transmit a discovery frame at a start of n-th discovery window (DW); and

adjust the TW size based on a transmission start time of the discovery frame.

29. The system of claim 28 , wherein the logic comprising:

a Medium Access Control (MAC) sublayer logic.

30. The system of claim 29 , wherein the MAC sublayer logic comprising:

a synch logic to determine the discovery frame.

31. The system of claim 28 , wherein the logic comprising:

a physical sublayer logic.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 8, 2021
From: INTEL IP CORPORATION
To: INTEL CORPORATION
Reel/Frame 056524/0373 →
Continuity (4)
Continuation 15194567 · Jun 28, 2016
Continuation 13931921 · Jun 29, 2013
Provisional Application 61753108 · Jan 16, 2013
Related Publication 20190349876A1 · Nov 14, 2019