IP Library Granted Patent US 11,079,672
Granted Patent B2
US 11,079,672 · App. 16/538,654 · Granted Aug 3, 2021

Method and system for layout enhancement based on inter-cell correlation

Inventors: Wei-Lin Chu (Hsinchu County, TW); Hsin-Lun Tseng (Taoyuan, TW); Sheng-Wen Huang (Hsinchu, TW); Chih-Chung Huang (Hsinchu, TW); Chi-Ming Tsai (Taipei, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.
G03F1/70G03F1/22G03F1/36G03F7/2004G06F30/392G06N20/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,079,672
App. No.
16/538,654
Granted
Aug 3, 2021
Kind
B2
Abstract

A method and a system of performing layout enhancement include: providing a first design layout comprising a plurality of cells; updating a first cell in the plurality of cells using optical proximity correction to provide a first updated cell and a data set; updating a second cell from remaining cells in the first design layout based on the data set to provide a second updated cell; and manufacturing a mask based on the first updated cell and the second updated cell in the first design layout.

Claims (53)

1. A method, comprising:

providing a first design layout comprising a plurality of cells;

updating a first cell in the plurality of cells using optical proximity correction in the absence of information on remaining cells in the first design layout to provide a first updated cell and a data set;

generating a model based on a layout-dependent parameter of a second design layout;

updating a second cell from remaining cells in the first design layout based on the data set to provide a second updated cell; and

manufacturing a mask based on the first updated cell and the second updated cell in the first design layout,

wherein at least one of the providing, updating, and manufacturing is executed by one or more processors,

wherein the model comprises an input layer, a hidden layer and an output layer, and the hidden layer comprises nodes, wherein training the model comprises obtaining converged values of the nodes of the hidden layer, wherein obtaining converged values of the nodes of the hidden layer comprises:

partitioning polygon contours of cells in the second design layout into edge segments;

selecting a model type and number of layers for the model; and

iterating a loop of providing information on edge segments before lithography enhancement and information on edge segments after lithography enhancement to the input layer and the output layer, respectively, until values of nodes of the hidden layer attains convergence in terms of a cost function.

2. The method according to claim 1 , further comprising manufacturing a semiconductor device using the mask.

3. The method according to claim 2 , wherein manufacturing a semiconductor device using the mask comprises transferring patterns of the mask to a semiconductor material using extreme ultraviolet light lithography.

4. The method according to claim 1 , wherein the plurality of cells in the first design layout are arranged in an array, further comprising selecting a third cell having a minimal distance to a geometric center of the array as the first cell.

5. The method according to claim 1 , wherein updating a second cell from remaining cells in the first design layout comprises:

partitioning a polygon of the second cell into a plurality of edge segments;

deriving updated edge segments corresponding to the plurality of edge segments based on the data set; and

providing an updated polygon constructed by the updated edge segments to replace the polygon.

6. The method according to claim 1 , wherein updating a second cell from remaining cells in the first design layout further comprises updating the second cell based on the model.

7. The method according to claim 1 , wherein the layout-dependent parameter comprises an exposure intensity value for edge segments of cells in the second design layout.

8. The method according to claim 1 , wherein the layout-dependent parameter comprises pattern types and distances of neighboring polygons with respect to edge segments of cells in the second design layout.

9. The method according to claim 1 , wherein the layout-dependent parameter comprises a distance between different cells in the second design layout.

10. The method according to claim 1 , wherein deriving updated edge segments based on the model comprises assigning information on an edge segment of the second cell as the input layer and obtaining information on an enhanced edge segment at the output layer with the hidden layer set as the converged values.

11. A method, comprising:

providing a design layout comprising a plurality of cells;

performing a lithography enhancement operation on a first cell in the plurality of cells to provide a first updated cell in the absence of information on remaining cells in the design layout;

deriving a data set based on the first updated cell for the first cell;

providing a layout-dependent model comprising a mapping of cells before lithography enhancement and after lithography enhancement;

updating a second cell in the plurality of cells by reshaping polygons of the second cell based on the data set and the layout-dependent model to provide a second updated cell; and

manufacturing a mask based on the first updated cell and the second updated cell,

wherein at least one of the providing, performing, deriving, updating, and manufacturing is executed by one or more processors,

wherein the layout-dependent model comprises an input layer, a hidden layer and an output layer, and the hidden layer comprises nodes, wherein the providing of the layout-dependent model comprises:

partitioning polygon contours of cells in a second design layout into edge segments;

selecting a model type and number of layers for the layout-dependent model; and

iterating a loop of providing information on edge segments before lithography enhancement and information on edge segments after lithography enhancement to the input layer and the output layer, respectively, until values of nodes of the hidden layer attains convergence in terms of a cost function.

12. The method according to claim 11 , wherein the data set includes a mapping of exposure intensity values of an edge segment and a topology surrounding the edge segment in the first cell to a location of an updated edge segment, corresponding to the edge segment, in the first updated cell.

13. The method according to claim 11 , further comprising generating the layout-dependent model obtained based on after-development inspection contour images of patterns in the second design layout.

14. The method according to claim 11 , wherein updating a second cell in the plurality of cells further comprises performing the lithography enhancement operation without using light transmission or exposure models for lithography.

15. A system, comprising one or more processors and one or more programs including instructions which, when executed by the one or more processors, cause the system to:

provide a design layout comprising a plurality of cells;

update a first cell in the plurality of cells using optical proximity correction in the absence of information on remaining cells in the design layout to provide a first updated cell and a data set;

generate a layout-dependent enhancement model;

update a second cell in the design layout based on the data set to provide a second updated cell; and

manufacture a mask based on the first updated cell and the second updated cell in the design layout,

wherein the layout-dependent enhancement model comprises an input layer, a hidden layer and an output layer, and the hidden layer comprises nodes, wherein the generation of the layout-dependent enhancement model comprises:

partitioning polygon contours of cells in another design layout into edge segments;

selecting a model type and number of layers for the model; and

iterating a loop of providing information on edge segments before lithography enhancement and information on edge segments after lithography enhancement to the input layer and the output layer, respectively, until values of nodes of the hidden layer attains convergence in terms of a cost function.

16. The system according to claim 15 , wherein the layout-dependent enhancement model is generated based on an artificial intelligent learning model.

17. The system according to claim 15 , wherein the instructions, when executed by the one or more processors, further cause the system to perform logical operations on the plurality of cells prior to updating the first cell.

18. The system according to claim 15 , wherein the layout-dependent enhancement model is generated based on layout-dependent parameters of another design layout.

19. The system according to claim 15 , wherein the data set includes a mapping of exposure intensity values of an edge segment and a topology surrounding the edge segment in the first cell to a location of an updated edge segment, corresponding to the edge segment, in the first updated cell.

20. The system according to claim 15 , wherein the updating of the second cell in the design layout further comprises performing a lithography enhancement operation without using light transmission or exposure models for lithography.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 20, 2019
From: CHU, WEI-LIN; TSENG, HSIN-LUN; HUANG, SHENG-WEN; HUANG, CHIH-CHUNG; TSAI, CHI-MING
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.
Reel/Frame 050449/0987 →
Continuity (2)
Provisional Application 62753369 · Oct 31, 2018
Related Publication 20200133117A1 · Apr 30, 2020
Cited By (2)
US 12,572,129 US 12,607,926