IP Library Granted Patent US 11,205,654
Granted Patent B2
US 11,205,654 · App. 16/550,238 · Granted Dec 21, 2021

Memory arrays and methods used in forming a memory array comprising strings of memory cells

Inventors: Yi Hu (Boise, ID); Ramey M. Abdelrahaman (Boise, ID); Narula Bilik (Boise, ID); Daniel Billingsley (Meridian, ID); Zhenyu Bo (Boise, ID); Joan M. Kash (Meridian, ID); Matthew J. King (Boise, ID); Andrew Li (Boise, ID); David Neumeyer (Boise, ID); Wei Yeeng Ng (Boise, ID); Yung K. Pak (Oasis, ID); Chandra Tiwari (Boise, ID); Yiping Wang (Boise, ID); Lance Williamson (Boise, ID); Xiaosong Zhang (Boise, ID)
Assignee: Micron Technology, Inc.
H01L27/11556H01L27/1157H01L27/11524H01L27/11582
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,205,654
App. No.
16/550,238
Granted
Dec 21, 2021
Kind
B2
Abstract

A memory array comprising strings of memory cells comprises laterally-spaced memory blocks individually comprising a vertical stack comprising alternating insulative tiers and conductive tiers. Operative channel-material strings of memory cells extend through the insulative tiers and the conductive tiers. Intervening material is laterally-between and longitudinally-along immediately-laterally-adjacent of the memory blocks. The intervening material comprises longitudinally-alternating first and second regions that individually have a vertically-elongated seam therein. The vertically-elongated seam in the first regions are taller than in the second regions. Additional embodiments, including method, are disclosed.

Claims (38)

1. A memory array comprising strings of memory cells, comprising:

laterally-spaced memory blocks individually comprising a vertical stack comprising alternating insulative tiers and conductive tiers, the memory blocks being longitudinally elongated along a horizontal direction, operative channel-material strings of memory cells extending through the insulative tiers and the conductive tiers, the operative channel-material strings being arranged horizontally along lateral rows that are orthogonal to the horizontal direction; and

intervening material laterally-between and longitudinally-along immediately-laterally-adjacent of the memory blocks, the intervening material comprising longitudinally-alternating first and second regions individually having a vertically-elongated seam therein, the first regions being laterally-between the memory blocks between longitudinally-adjacent of the lateral rows and not being in the longitudinally-adjacent lateral rows, the second regions being laterally-between the memory blocks in the longitudinally-adjacent lateral rows and not being between the longitudinally-adjacent lateral rows, the vertically-elongated seam in the first regions being taller than in the second regions.

2. The memory array of claim 1 wherein the vertically-elongated seams in the first regions have higher tops than in the second regions.

3. The memory array of claim 1 wherein the intervening material comprises a laterally-outermost insulative material and a laterally-inner material of different composition from that of the laterally-outermost insulative material, the vertically-elongated seams in the first and second regions being in the laterally-inner material.

4. The memory array of claim 3 wherein the laterally-outermost insulative material comprises silicon dioxide and the laterally-inner material comprises undoped polysilicon.

5. The memory array of claim 1 wherein the intervening material is everywhere insulative between the immediately-laterally-adjacent memory blocks.

6. A memory array comprising strings of memory cells, comprising:

laterally-spaced memory blocks individually comprising a vertical stack comprising alternating insulative tiers and conductive tiers, operative channel-material strings of memory cells extending through the insulative tiers and the conductive tiers;

intervening material laterally-between and longitudinally-along immediately-laterally-adjacent of the memory blocks, the intervening material comprising longitudinally-alternating first and second regions individually having a vertically-elongated seam therein, the vertically-elongated seam in the first regions being taller than in the second regions; and

the vertically-elongated seams in the first regions individually comprise at least one void space and the vertically-elongated seams in the second regions individually comprise at least one void space.

7. The memory array of claim 6 wherein the vertically-elongated seams in the first and second regions individually comprise multiple vertically-spaced void spaces, the vertically-elongated seams including portions thereof that extend vertically-between and connect with immediately-vertically-adjacent of the vertically-spaced void spaces.

8. The memory array of claim 6 wherein the vertically-elongated seams in the first and second regions individually comprise only one void space.

9. A memory array comprising strings of memory cells, comprising:

laterally-spaced memory blocks individually comprising a vertical stack comprising alternating insulative tiers and conductive tiers, the memory blocks being longitudinally elongated along a horizontal direction, operative channel-material strings of memory cells extending through the insulative tiers and the conductive tiers, the operative channel-material strings being arranged horizontally along lateral rows that are orthogonal to the horizontal direction; and

intervening material laterally-between and longitudinally-along immediately-laterally-adjacent of the memory blocks, the intervening material comprising longitudinally-alternating first and second regions individually having a vertically-elongated seam therein, the first regions being laterally-between the memory blocks between longitudinally-adjacent of the lateral rows and not being in the longitudinally-adjacent lateral rows, the second regions being laterally-between the memory blocks in the longitudinally-adjacent lateral rows and not being between the longitudinally-adjacent lateral rows, the vertically-elongated seam in the first regions having a higher top than in the second regions.

10. A memory array comprising strings of memory cells, comprising:

laterally-spaced memory blocks individually comprising a vertical stack comprising alternating insulative tiers and conductive tiers, operative channel-material strings of memory cells extending through the insulative tiers and the conductive tiers;

intervening material laterally-between and longitudinally-along immediately-laterally-adjacent of the memory blocks, the intervening material comprising longitudinally-alternating first and second regions individually having a vertically-elongated seam therein, the vertically-elongated seam in the first regions having a higher top than in the second regions; and

the vertically-elongated seams in the first regions individually comprise at least one void space and the vertically-elongated seams in the second regions individually comprise at least one void space.

11. The memory array of claim 10 wherein the vertically-elongated seams in the first and second regions individually comprise multiple vertically-spaced void spaces, the vertically-elongated seams including portions thereof that extend vertically-between and connect with immediately-vertically-adjacent of the vertically-spaced void spaces.

12. The memory array of claim 10 wherein the vertically-elongated seams in the first and second regions individually comprise only one void space.

13. A memory array comprising strings of memory cells, comprising:

laterally-spaced memory blocks individually comprising a vertical stack comprising alternating insulative tiers and conductive tiers, the memory blocks being longitudinally elongated along a horizontal direction, operative channel-material strings of memory cells extending through the insulative tiers and the conductive tiers, the operative channel-material strings being arranged horizontally along lateral rows that are orthogonal to the horizontal direction;

insulating bridges atop the stack extending laterally-between and longitudinally-spaced-along immediately-laterally-adjacent of the memory blocks; and

intervening material laterally-between and longitudinally-along immediately-laterally-adjacent of the memory blocks and directly under the insulating bridges, the intervening material comprising longitudinally-alternating first and second regions, the first regions being laterally-between the memory blocks between longitudinally-adjacent of the lateral rows and not being in the longitudinally-adjacent lateral rows, the second regions being laterally-between the memory blocks in the longitudinally-adjacent lateral rows and not being between the longitudinally-adjacent lateral rows, the bridges not being directly above the intervening material in the second regions.

14. The memory array of claim 13 wherein insulative material of the bridges is directly against and of the same composition as insulative material of a top insulative tier of the stack.

15. The memory array of claim 13 wherein insulative material of the bridges is of different composition of all material of the vertically-alternating insulative tiers.

16. The memory array of claim 15 wherein the insulative bridge material comprises carbon-doped silicon nitride.

17. The memory array of claim 15 wherein all material of the bridges is above the vertical stack.

18. The memory array of claim 15 wherein some material of the bridges is within the vertical stack.

19. The memory array of claim 13 wherein the intervening material is entirely insulative, the insulative material of the bridges being of the same composition as the intervening material.

20. The memory array of claim 13 wherein at least some of the intervening material is insulative, at least some insulative material of individual of the bridges being of the same composition as the at least some of the insulative intervening material.

21. The memory array of claim 13 wherein the first and second regions of the intervening material comprise a vertically-elongated seam therein, the vertically-elongated seam in the first regions being taller than in the second regions.

22. The memory array of claim 13 wherein the vertically-elongated seams in the first regions individually comprise at least one void space and the vertically-elongated seams in the second regions individually comprise at least one void space.

23. The memory array of claim 22 wherein the vertically-elongated seams in the first and second regions individually comprise multiple vertically-spaced void spaces, the vertically-elongated seams including portions thereof that extend vertically-between and connect with immediately-vertically-adjacent of the vertically-spaced void spaces.

24. The memory array of claim 22 wherein the vertically-elongated seams in the first and second regions individually comprise only one void space.

25. The memory array of claim 13 wherein the first and second regions of the intervening material comprise a vertically-elongated seam therein, the vertically-elongated seam in the first regions having a higher top than in the second regions.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 25, 2019
From: HU, YI; ABDELRAHAMAN, RAMEY M.; BILIK, NARULA; BILLINGSLEY, DANIEL; BO, ZHENYU; KASH, JOAN M.; KING, MATTHEW J.; LI, ANDREW; NEUMEYER, DAVID; NG, WEI YEENG; PAK, YUNG K.; TIWARI, CHANDRA; WANG, YIPING; WILLIAMSON, LANCE; ZHANG, XIAOSONG
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050159/0180 →
Continuity (1)
Related Publication 20210057428A1 · Feb 25, 2021