IP Library Granted Patent US 10,991,742
Granted Patent B2
US 10,991,742 · App. 16/558,820 · Granted Apr 27, 2021

Image sensors

Inventors: Dae-han Han (Hwaseong-si, KR); Sun-Hyun Kim (Anyang-si, KR); Han-seok Kim (Seoul, KR); Chung-ho Song (Uiwang-si, KR); Gyeong-hee Lee (Daegu, KR); Hee-geun Jeong (Suwon-si, KR)
Assignee: Samsung Electronics Co., Ltd.
H01L27/1463H01L23/5226H01L27/14605H01L27/14607H01L27/14623H01L27/14636H01L27/14685
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,991,742
App. No.
16/558,820
Granted
Apr 27, 2021
Kind
B2
Abstract

An image sensor includes a semiconductor substrate having a first surface and a second surface, a pixel element isolation film extending through an interior of the semiconductor substrate and defining a plurality of active pixels in the semiconductor substrate, and a dummy element isolation film extending through the interior of the semiconductor substrate and extending along at least one side of the active pixels in a plan view and defining a plurality of dummy pixels in the semiconductor substrate. The pixel element isolation film may have a first end that is substantially coplanar with the first surface and has a first width in a first direction parallel to the first surface, and the dummy element isolation film has a first end that is substantially coplanar with the first surface and has a second width that is greater than the first width of the pixel element isolation film.

Claims (87)

1. An image sensor, comprising:

a semiconductor substrate having a first surface and a second surface;

a pixel element isolation film extending through an interior of the semiconductor substrate between the first and second surfaces of the semiconductor substrate and defining a plurality of active pixels in the semiconductor substrate; and

a dummy element isolation film extending through the interior of the semiconductor substrate between the first and second surfaces of the semiconductor substrate and extending along at least one side of the active pixels in a plan view and defining a plurality of dummy pixels in the semiconductor substrate,

wherein the pixel element isolation film has a first end that is substantially coplanar with the first surface, the first end of the pixel element isolation film having a first width in a first direction parallel to the first surface, and the dummy element isolation film has a first end that is substantially coplanar with the first surface, the first end of the dummy element isolation film having a second width that is greater than the first width of the pixel element isolation film.

2. The image sensor of claim 1 , wherein

the pixel element isolation film is in a pixel trench extending through the interior of the semiconductor substrate from the first surface to the second surface,

the dummy element isolation film is in a dummy trench extending through the interior of the semiconductor substrate from the first surface to the second surface, and

the dummy element isolation film surrounds the pixel element isolation film in the plan view.

3. The image sensor of claim 2 , wherein

the pixel element isolation film includes

an insulating liner on an inner sidewall of the pixel trench, and

a buried conductive layer filling an inside region of the pixel trench on the insulating liner,

the dummy element isolation film includes

a dummy insulating liner on an inner sidewall of the dummy trench, and

a dummy buried conductive layer filling an inside region of the dummy trench on the dummy insulating liner, and

the dummy buried conductive layer has a same material composition as the buried conductive layer.

4. The image sensor of claim 2 , wherein

the pixel element isolation film includes

an insulating liner on an inner sidewall of the pixel trench, and

a buried insulating layer filling an inside region of the pixel trench on the insulating liner,

the dummy element isolation film includes

a dummy insulating liner on an inner sidewall of the dummy trench, and

a dummy buried insulating layer filling an inside region of the dummy trench on the dummy insulating liner,

the dummy buried insulating layer has a same material composition as the buried insulating layer.

5. The image sensor of claim 1 , further comprising:

an internal wiring structure on the first surface of the semiconductor substrate; and

an interlayer insulating film on the first surface of the semiconductor substrate and covering the internal wiring structure,

wherein the dummy element isolation film has a second end that is substantially coplanar with the second surface, the second end of the dummy element isolation film having a width that is less than the second width in the first direction.

6. The image sensor of claim 1 , wherein

a top surface of the dummy element isolation film exposed on the second surface of the semiconductor substrate is distal from the first surface of the semiconductor substrate in relation to a top surface of the pixel element isolation film exposed on the second surface of the semiconductor substrate.

7. The image sensor of claim 1 , wherein

the semiconductor substrate further includes a pad region configured to surround the dummy element isolation film in the plan view, and

the second surface of the semiconductor substrate in the pad region is proximate to the first surface of the semiconductor substrate in relation to a top surface of the pixel element isolation film.

8. The image sensor of claim 1 , wherein

the pixel element isolation film has a first height in a third direction perpendicular to the first surface of the semiconductor substrate, and

the dummy element isolation film has a second height in the third direction, the second height being greater than the first height.

9. The image sensor of claim 1 , wherein

the dummy element isolation film includes a plurality of dummy lines extending in a second direction parallel to the first surface and perpendicular to the first direction,

at least one dummy line of the plurality of dummy lines has the second width in the first direction at a same level as the first surface of the semiconductor substrate, and

at least another dummy line of the plurality of dummy lines has a third width in the first direction, at the same level as the first surface of the semiconductor substrate, that is greater than the second width.

10. The image sensor of claim 9 , wherein

each given dummy line of plurality of dummy lines has a width that is proportional to a distance of the given dummy line from the active pixels.

11. The image sensor of claim 9 , wherein

the dummy element isolation film includes

a plurality of narrow-width dummy lines extending in the second direction and having the second width in the first direction at the same level as the first surface of the semiconductor substrate, and

a plurality of wide-width dummy lines extending in the second direction and having the third width in the first direction at the same level as the first surface of the semiconductor substrate, the third width greater than the second width,

wherein the narrow-width dummy lines and the wide-width dummy lines are alternately arranged along the first direction.

12. An image sensor, comprising:

a semiconductor substrate including an active pixel region and a pad region, the semiconductor substrate having a first surface and a second surface opposite to the first surface;

a pixel element isolation film in the active pixel region of the semiconductor substrate, the pixel element isolation film in a pixel trench extending through an interior of the semiconductor substrate from the first surface to the second surface; and

a dummy element isolation film in a dummy trench extending through the interior of the semiconductor substrate from the first surface to the second surface of the semiconductor substrate, the dummy element isolation film extending between the active pixel region and the pad region in at least one of a first direction and a second direction parallel to the first surface,

wherein the pixel element isolation film has a first end that is substantially coplanar with the first surface, the first end of the pixel element isolation film having a first width in the first direction, and the dummy element isolation film having a first end that is substantially coplanar with the first surface, the first end of the dummy element isolation film having a second width in the first direction that is greater than the first width in the first direction.

13. The image sensor of claim 12 , wherein

a top surface of the dummy element isolation film exposed on the second surface of the semiconductor substrate is distal from the first surface of the semiconductor substrate in relation to a top surface of the pixel element isolation film exposed on the second surface of the semiconductor substrate.

14. The image sensor of claim 12 , wherein

the second surface of the semiconductor substrate in the pad region is proximate to the first surface of the semiconductor substrate in relation to a top surface of the pixel element isolation film.

15. The image sensor of claim 12 , wherein

the pixel element isolation film has a first height in a third direction perpendicular to the first surface of the semiconductor substrate, and

the dummy element isolation film has a second height in the third direction, the second height greater than the first height.

16. An image sensor, comprising:

a semiconductor substrate including an active pixel region and a pad region, the semiconductor substrate having a first surface and a second surface opposite to the first surface;

a pixel element isolation film in the active pixel region of the semiconductor substrate, the pixel element isolation film in a pixel trench extending through an interior of the semiconductor substrate from the first surface to the second surface; and

a dummy element isolation film in a dummy trench extending through the interior of the semiconductor substrate from the first surface to the second surface, the dummy element isolation film in at least one side of the pixel element isolation film in a plan view,

wherein the pixel element isolation film has a first height in a third direction perpendicular to the first surface of the semiconductor substrate, and the dummy element isolation film has a second height in the third direction, the second height greater than the first height.

17. The image sensor of claim 16 , wherein

a top surface of the dummy element isolation film exposed on the second surface of the semiconductor substrate is distal from the first surface of the semiconductor substrate in relation to a top surface of the pixel element isolation film exposed on the second surface of the semiconductor substrate.

18. The image sensor of claim 16 , wherein

the semiconductor substrate further includes an optical black region between the active pixel region and a dummy pixel region, and

the pixel element isolation film extends from the active pixel region to the optical black region.

19. The image sensor of claim 16 , wherein

the dummy element isolation film includes

a plurality of first dummy lines extending in a first direction, and

a plurality of second dummy lines extending in a second direction and intersecting with the plurality of first dummy lines,

the pixel element isolation film includes

a plurality of first pixel isolation lines extending in the first direction, and

a plurality of second pixel isolation lines extending in the second direction and intersecting with the plurality of first pixel isolation lines,

a portion of each first dummy line of the plurality of first dummy lines intersects with each second pixel isolation line of the plurality of second pixel isolation lines, and

a portion of each of the plurality of second dummy lines intersects with each first pixel isolation line of the plurality of first pixel isolation lines.

20. The image sensor of claim 19 , wherein

the pixel element isolation film includes

an insulating liner on an inner sidewall of the pixel trench, and

a buried conductive layer filling an inside region of the pixel trench on the insulating liner,

the dummy element isolation film includes

a dummy insulating liner placed on an inner sidewall of the dummy trench, and

a dummy buried conductive layer filling an inside region of the dummy trench on the dummy insulating liner,

the dummy buried conductive layer is connected to the buried conductive layer at an intersection point of the dummy element isolation film and the pixel element isolation film.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2019
From: HAN, DAE-HAN; KIM, SUN-HYUN; KIM, HAN-SEOK; SONG, CHUNG-HO; LEE, GYEONG-HEE; JEONG, HEE-GEUN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 050261/0954 →
Priority Claims (1)
KR 10-2018-0105316 · Sep 4, 2018 · national
Continuity (1)
Related Publication 20200075643A1 · Mar 5, 2020
Cited By (3)
US 12,376,405 US 12,648,239 US 12,677,492