IP Library Granted Patent US 10,567,994
Granted Patent B2
US 10,567,994 · App. 16/561,027 · Granted Feb 18, 2020

Method and device for transmitting data

Inventors: Gongzheng Zhang (Hangzhou, CN); Yourui HuangFu (Hangzhou, CN); Lingchen Huang (Hangzhou, CN); Ying Chen (Hangzhou, CN); Yunfei Qiao (Hangzhou, CN); Rong Li (Hangzhou, CN)
Assignee: HUAWEI TECHNOLOGIES CO., LTD.
H04W28/04H04L1/0013H04L1/0068H04L1/0071
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,567,994
App. No.
16/561,027
Granted
Feb 18, 2020
Kind
B2
Abstract

Embodiments of the application provide a method for transmitting data in a wireless communication network. A device of the network receives a bit sequence of K information bits. The device polar codes the bit sequence to obtain a first encoded sequence, wherein a length of the first encoded sequence is N, and N is greater than or equal to K. The device block interleaves the first encoded sequence to obtain an interleaved bit sequence. The device determines a transmission code rate R. When the transmission code rate R is less than the code rate threshold, the device outputs a second bit sequence. The length of the second bit sequence is M, M is smaller than N. The second bit sequence is punctured from the interleaved bit sequence by removing (N−M) bits from beginning of the interleaved bit sequence.

Claims (103)

1. A device in a communication network, comprising:

a processor, a memory storing program instructions for execution by the processor, and a transmitter;

wherein the processor, by executing the program instructions, is configured to:

obtain a bit sequence, wherein the bit sequence comprises K bits of information, and K is a positive integer;

encode the bit sequence to obtain a first encoded sequence, wherein the first encoded sequence comprises N bits, N is greater than or equal to K, and N is an integer power of 2;

block interleave the first encoded sequence, to obtain an interleaved bit sequence;

obtain a target code length M, wherein M is a positive integer smaller than N; and

when a transmission code rate K÷M is less than a code rate threshold, output a second bit sequence of M bits by puncturing (N−M) bits from beginning of the interleaved bit sequence; and

wherein the transmitter is configured to transmit the second bit sequence.

2. The device according to claim 1 , wherein the processor, by executing the program instructions, is further configured to:

when the transmission code rate K÷M is greater than the code rate threshold, output a third bit sequence of M bits by shortening (N−M) bits from end of the interleaved bit sequence;

and wherein the transmitter is further configured to transmit the third bit sequence.

3. The device according to claim 1 , wherein in block interleaving the first encoded sequence to obtain the interleaved bit sequence, the processor, by executing the program instructions, is configured to:

divide the first encoded sequence into a quantity S of bit groups that are of equal length, wherein the quantity S is a positive integer; and

interleave the first encoded sequence in bit groups.

4. The device according to claim 3 , wherein S=32.

5. The device according to claim 3 , wherein the second bit sequence is obtained by puncturing (N−M) bits from beginning of the interleaved bit sequence according to the following order:

removing a quantity L1 of bit groups from the S bit groups of the interleaved bit sequence starting from the beginning of the interleaved bit sequence, wherein L1=└(N−M)÷(N÷S)┘; and

removing a quantity L2 of bits from a bit group at the beginning of the remaining S-L1bit groups of the interleaved bit sequence, wherein L2=N−M−L1×(N÷S).

6. The device according to claim 2 , wherein in block interleaving the first encoded sequence to obtain the interleaved bit sequence, the processor, by executing the program instructions, is configured to:

divide the first encoded sequence into a quantity S of bit groups that are of equal length, wherein the quantity S is a positive integer; and

interleave the first encoded sequence in bit groups;

and wherein the third bit sequence is obtained by shortening (N−M) bits from end of the interleaved bit sequence according to the following order:

removing a quantity N1 of bit groups from the S bit groups of the interleaved bit sequence starting from the end of the interleaved bit sequence, wherein N1=└(N−M)÷(N÷S)┘; and

removing a quantity N2 of bits from a bit group at the end of the remaining S−N1 bit groups of the interleaved bit sequence, wherein N2=N−M−N1×(N÷S).

7. The device according to claim 1 , wherein a value of the code rate threshold is any one of the following:

0, 1/4, 1/3, 2/5, 1/2, and 1.

8. The device according to claim 1 , wherein the device is a base station or a user terminal.

9. An apparatus in a communication device, comprising:

a processor and a memory storing program instructions; wherein when the program instructions are executed by the processor, the apparatus is configured to:

obtain a bit sequence, wherein the bit sequence comprises K bits of information, and K is a positive integer;

encode the bit sequence to obtain a first encoded sequence, wherein the first encoded sequence comprises N bits, N is greater than or equal to K, and N is an integer power of 2;

block interleave the first encoded sequence, to obtain an interleaved bit sequence;

obtain a target code length M, wherein M is a positive integer smaller than N; and

when a transmission code rate K÷M is less than a code rate threshold, obtain a second bit sequence of M bits by puncturing (N−M) bits from beginning of the interleaved bit sequence; and

output the second bit sequence.

10. The apparatus according to claim 9 , wherein the apparatus is further configured to:

when the transmission code rate K÷M is greater than the code rate threshold, obtain a third bit sequence of M bits by shortening (N−M) bits from end of the interleaved bit sequence; and

output the third bit sequence.

11. The apparatus according to claim 9 , wherein in block interleaving the first encoded sequence to obtain the interleaved bit sequence, the apparatus is configured to:

divide the first encoded sequence into a quantity S of bit groups that are of equal length, wherein the quantity S is a positive integer; and

interleave the first encoded sequence in bit groups.

12. The apparatus according to claim 11 , wherein S=32.

13. The apparatus according to claim 11 , wherein the second bit sequence is obtained by puncturing (N−M) bits from beginning of the interleaved bit sequence according to the following order:

removing a quantity L1 of bit groups from the S bit groups of the interleaved bit sequence starting from the beginning of the interleaved bit sequence, wherein L1=└(N−M)÷(N÷S)┘; and

removing a quantity L2 of bits from a bit group at the beginning of the remaining S-L1 bit groups of the interleaved bit sequence, wherein L2=N−M−L1×(N÷S).

14. The apparatus according to claim 10 , wherein in block interleaving the first encoded sequence to obtain the interleaved bit sequence, the apparatus is configured to:

divide the first encoded sequence into a quantity S of bit groups that are of equal length, wherein the quantity S is a positive integer; and

interleave the first encoded sequence in bit groups;

and wherein the third bit sequence is obtained by shortening (N−M) bits from end of the interleaved bit sequence according to the following order:

removing a quantity N1 of bit groups from the S bit groups of the interleaved bit sequence starting from the end of the interleaved bit sequence, wherein N1=└(N−M)÷(N÷S)┘; and

removing a quantity N2 of bits from a bit group at the end of the remaining S-N1 bit groups of the interleaved bit sequence, wherein N2=N−M−N1×(N÷S).

15. The apparatus according to claim 9 , wherein a value of the code rate threshold is any one of the following:

0, 1/4, 1/3, 2/5, 1/2, and 1.

16. The apparatus according to claim 9 , wherein the apparatus is a microchip, and the communication device is a base station or a user terminal.

17. A microchip, comprising one or more integrated circuits that are configured to:

obtain a bit sequence, wherein the bit sequence comprises K bits of information, and K is a positive integer;

encode the bit sequence to obtain a first encoded sequence, wherein the first encoded sequence comprises N bits, N is greater than or equal to K, and N is an integer power of 2;

block interleave the first encoded sequence, to obtain an interleaved bit sequence;

obtain a target code length M, wherein M is a positive integer smaller than N;

when a transmission code rate K÷M is less than a code rate threshold, obtain a second bit sequence of M bits by puncturing (N−M) bits from beginning of the interleaved bit sequence; and

output the second bit sequence.

18. The microchip according to claim 17 , wherein the one or more integrated circuits are further configured to:

when the transmission code rate K÷M is greater than the code rate threshold, obtain a third bit sequence of M bits by shortening (N−M) bits from end of the interleaved bit sequence; and

output the third bit sequence.

19. The microchip according to claim 17 , wherein in block interleaving the first encoded sequence to obtain the interleaved bit sequence, the one or more integrated circuits are configured to:

divide the first encoded sequence into a quantity S of bit groups that are of equal length, wherein the quantity S is a positive integer; and

interleave the first encoded sequence in bit groups.

20. The microchip according to claim 19 , wherein S=32.

21. The microchip according to claim 19 , wherein the second bit sequence is obtained by puncturing (N−M) bits from beginning of the interleaved bit sequence according to the following order:

removing a quantity L1 of bit groups from the S bit groups of the interleaved bit sequence starting from the beginning of the interleaved bit sequence, wherein L1=└(N−M)÷(N÷S)┘; and

removing a quantity L2 of bits from a bit group at the beginning of the remaining S-L1 bit groups of the interleaved bit sequence wherein L2=N−M−L1×(N÷S).

22. The microchip according to claim 18 , wherein in block interleaving the first encoded sequence to obtain the interleaved bit sequence, the one or more integrated circuits that are configured to:

divide the first encoded sequence into a quantity S of bit groups that are of equal length, wherein the quantity S is a positive integer; and

interleave the first encoded sequence in bit groups;

and wherein the third bit sequence is obtained by shortening (N−M) bits from end of the interleaved bit sequence according to the following order:

removing a quantity N1 of bit groups from the S bit groups of the interleaved bit sequence starting from the end of the interleaved bit sequence, wherein N1=└(N−M)÷(N÷S)┘; and

removing a quantity N2 of bits from a bit group at the end of the remaining S-N1 bit groups of the interleaved bit sequence, wherein N2=N−M−N1×(N÷S).

23. The microchip according to claim 17 , wherein a value of the code rate threshold is any one of the following:

0, 1/4, 1/3, 2/5, 1/2, and 1.

24. A method for processing data in a wireless communication network, comprising:

obtaining, by an information processing device, a bit sequence, wherein the bit sequence comprises K bits of information, and K is a positive integer;

encoding, by the device, the bit sequence to obtain a first encoded sequence, wherein the first encoded sequence comprises N bits, N is greater than or equal to K, and N is an integer power of 2;

block interleaving, by the device, the first encoded sequence, to obtain an interleaved bit sequence;

obtaining, by the device, a target code length M, wherein M is a positive integer smaller than N; and

when a transmission code rate K÷M is less than a code rate threshold, outputting, by the device, a second bit sequence of M bits by puncturing (N−M) bits from beginning of the interleaved bit sequence.

25. The method according to claim 24 , further comprising:

when the transmission code rate K÷M is greater than the code rate threshold, outputting, by the device, a third bit sequence of M bits by shortening (N−M) bits from end of the interleaved bit sequence.

26. The method according to claim 23 , wherein block interleaving the first encoded sequence to obtain the interleaved bit sequence comprises:

dividing, by the device, the first encoded sequence into a quantity S of bit groups that are of equal length, wherein the quantity S is a positive integer; and

interleaving, by the device, the first encoded sequence in bit groups.

27. The method according to claim 26 , wherein S=32.

28. The method according to claim 26 , wherein the second bit sequence is obtained by puncturing (N−M) bits from beginning of the interleaved bit sequence according to the following order:

removing a quantity L1 of bit groups from the S bit groups of the interleaved bit sequence starting from the beginning of the interleaved bit sequence, wherein L1=└(N−M)÷(N÷S)┘; and

removing a quantity L2 of bits from a bit group at the beginning of the remaining S-L1bit groups of the interleaved bit sequence, wherein L2=N−M−L1×(N÷S).

29. The method according to claim 25 , wherein blocking interleaving the first encoded sequence to obtain the interleaved bit sequence comprises:

dividing, by the device, the first encoded sequence into a quantity S of bit groups that are of equal length, wherein the quantity S is a positive integer; and

interleaving, by the device, the first encoded sequence in bit groups;

and wherein the third bit sequence is obtained by removing (N−M) bits from end of the interleaved bit sequence according to the following order:

removing a quantity N1 of bit groups from the S bit groups of the interleaved bit sequence starting from the end of the interleaved bit sequence, wherein N1=└(N−M)÷(N÷S)┘; and

removing a quantity N2 of bits from a bit group at the end of the remaining S-N1 bit groups of the interleaved bit sequence, wherein N2=N−M−N1×(N÷S).

30. The method according to claim 24 , wherein a value of the code rate threshold is any one of:

0, 1/4, 1/3, 2/5, 1/2, and 1.

Priority Claims (1)
CN 2017 1 0185302 · Mar 25, 2017 · national
Continuity (3)
Continuation 16164833 · Oct 19, 2018
Continuation PCTCN2018080395 · Mar 24, 2018
Related Publication 20190394674A1 · Dec 26, 2019