Self restoring logic structures
A SEU tolerant structure has two logic sections that generate two output signals that are complementary such that a fault which affects one section cannot affect the other section. Adjacent NMOS regions or adjacent PMOS regions contain no logic inversions in the combinational logic or if logic inversions in the combinational logic are present where all gates following the inversion are SEU hard by design. The circuits can be realized using one of a Complex CMOS gate, pass transistor logic, Multiplexor logic, AND-OR logic or OR-AND logic. A SRL latch is formed of three NMOS and PMOS structures having a first latch with a first NMOS structure adjacent a first PMOS structure, a second latch with a second NMOS structure adjacent a second PMOS structure wherein the first and second NMOS structures are adjacent one another, and a third latch with a third NMOS structure adjacent a third PMOS structure wherein the second and third PMOS structures are adjacent one another, wherein the latch is adapted to have alternating logic with a state assignment of 010 and 101. A Single Event Upset Triple Modular Redundancy (TMR) tolerant circuit generates complementary output values 010 and 101 with layouts that are adjacent.
1. A Self Restoring Logic (SRL) latch formed of three NMOS and PMOS structures having a first latch with a first NMOS structure adjacent a first PMOS structure to form a first logic section, a second latch with a second NMOS structure adjacent a second PMOS structure to form a second logic section wherein the first and second NMOS structures are adjacent one another, and a third latch with a third NMOS structure adjacent a third PMOS structure to form a third logic section wherein the second and third PMOS structures are adjacent one another, wherein the latch is adapted to have alternating logic with a state assignment of 010 and 101, further wherein outputs of the first and third logic sections are the same and an output of the second logic section is the logical complement of the outputs of the first and third logic sections.
2. The latch according to claim 1 wherein the first PMOS structure is formed coupled to a VDD bus, the first and second NMOS structures have a VSS bus coupled formed therebetween, the second and third PMOS structures have a VDD bus formed therebetween and the third NMOS structure is formed coupled to a VSS bus.
3. A logic structure formed of three NMOS and PMOS structures having a first circuit with a first NMOS structure adjacent a first PMOS structure to form a first logic section, a second circuit with a second NMOS structure adjacent a second PMOS structure to form a second logic section wherein the first and second NMOS structures are adjacent one another, and a third circuit with a third NMOS structure adjacent a third PMOS structure to form a third logic section wherein the second and third PMOS structures are adjacent one another, wherein the logic structure is adapted to have alternating logic with a state assignment of 010 and 101, further wherein outputs of the first and third logic sections are the same and an output of the second logic section is the logical complement of the outputs of the first and third logic sections.
4. The logic structure according to claim 3 wherein the first PMOS structure is formed coupled to a VDD bus, the first and second NMOS structures have a VSS bus coupled formed therebetween, the second and third PMOS structures have a VDD bus formed therebetween and the third NMOS structure is formed coupled to a VSS bus.
5. The latch according to claim 1 wherein the latch is adapted to have alternating logic with the state assignment of 010 and 101 which implements the state transition table in FIG. 7 .
6. The latch according to claim 1 wherein the latch provides SEU tolerance.
7. The logic structure according to claim 3 wherein the logic structure is adapted to have alternating logic with the state assignment of 010 and 101 which implements the state transition table in FIG. 7 .
8. The latch according to claim 3 wherein the logic structure provides SEU tolerance.