IP Library › Granted Patent US 11,172,198
Granted Patent B2
US 11,172,198 · App. 16/590,773 · Granted Nov 9, 2021

Encoder, decoder, encoding method, and decoding method

Inventors: Ryuichi Kanoh (Osaka, JP); Takahiro Nishi (Nara, JP); Tadamasa Toma (Osaka, JP)
Assignee: Panasonic Intellectual Property Corporation of America
H04N19/117H04N19/103H04N19/176H04N19/182
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,172,198
App. No.
16/590,773
Granted
Nov 9, 2021
Kind
B2
Abstract

An encoder includes processing circuitry and a memory coupled to the processing circuitry. The processing circuitry is configured to: select a first filter for a first block based at least on a block size of the first block, the first filter including a first set of filter coefficients; select a second filter for a second block based at least on a block size of the second block, the second filter including a second set of filter coefficients; and change values of pixels in the first block and the second block to filter a boundary between the first block and the second block. The first set of filter coefficients applied in the first block and the second set of filter coefficients applied in the second block are selected to be asymmetrical with respect to the boundary based on the block size of the first block and the second block.

Claims (17)

1. A decoder comprising:

processing circuitry; and

a memory coupled to the processing circuitry,

wherein the processing circuitry is configured to:

select a first filter for a first block based at least on a block size of the first block, the first filter including a first set of filter coefficients and a first set of offsets;

select a second filter for a second block based at least on a block size of the second block, the second filter including a second set of filter coefficients and a second set of offsets; and

change values of pixels in the first block and the second block to filter a boundary between the first block and the second block, by performing multiplication with each coefficient in the first set of filter coefficients as a multiplier, by performing multiplication with each coefficient in the second set of filter coefficients as a multiplier, and by using the first set of offsets and the second set of offsets, the pixels in the first block and the second block being arranged along a straight line across the boundary,

wherein the first set of filter coefficients applied in the first block and the second set of filter coefficients applied in the second block are selected to be asymmetrical with respect to the boundary based on the block sizes of the first block and the second block, and

wherein the first set of offsets and the second set of offsets are symmetric with respect to the boundary.

2. A decoder comprising:

processing circuitry; and

a memory coupled to the processing circuitry,

wherein the processing circuitry is configured to:

select filter coefficients based on block sizes of a first block and a second block in an image, the filter coefficients including a first set of filter coefficients and a first set of offsets for the first block, and a second set of filter coefficients and a second set of offsets for the second block; and

change values of pixels in the first block and the second block, by performing multiplication with each coefficient in the first set of filter coefficients as a multiplier, by performing multiplication with each coefficient in the second set of filter coefficients as a multiplier, and by using the first set of offsets and the second set of offsets, the pixels in the first block and the second block being arranged along a straight line across a boundary between the first block and the second block,

wherein the first set of filter coefficients applied in the first block and the second set of filter coefficients applied in the second block are selected to be asymmetrical with respect to the boundary based on the block sizes of the first block and the second block, and

wherein the first set of offsets and the second set of offsets are symmetric with respect to the boundary.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 27, 2020
From: KANOH, RYUICHI; NISHI, TAKAHIRO; TOMA, TADAMASA
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 051622/0585 →
Priority Claims (1)
JP JP2017-106947 · May 30, 2017 · national
Continuity (3)
Continuation PCTJP2018014358 · Apr 4, 2018
Provisional Application 62482359 · Apr 6, 2017
Related Publication 20200036972A1 · Jan 30, 2020
Cited By (1)
US 12,513,293