IP Library Granted Patent US 11,233,993
Granted Patent B2
US 11,233,993 · App. 16/590,776 · Granted Jan 25, 2022

Encoder, decoder, encoding method, and decoding method

Inventors: Ryuichi Kanoh (Osaka, JP); Takahiro Nishi (Nara, JP); Tadamasa Toma (Osaka, JP)
Assignee: Panasonic Intellectual Property Corporation of America
H04N19/117H04N19/14H04N19/159H04N19/174
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,233,993
App. No.
16/590,776
Granted
Jan 25, 2022
Kind
B2
Abstract

An encoder includes processing circuitry and a memory coupled to the processing circuitry. The processing circuitry is configured to: select a first filter for a first block based at least on a prediction mode used for the first block, the first filter including a first set of filter coefficients; select a second filter for a second block, the second filter including a second set of filter coefficients; and change values of pixels in the first block and the second block to filter a boundary between the first block and the second block, by multiplying the values of pixels in the first block by the first set of filter coefficients, respectively, and multiplying the values of pixels in the second block by the second set of filter coefficients, respectively, the pixels in the first block and the second block being arranged along a line across the boundary.

Claims (17)

1. An encoder comprising:

processing circuitry; and

a memory coupled to the processing circuitry,

wherein the processing circuitry is configured to:

select a first filter for a first block based at least on a prediction mode used for the first block, the first filter including a first set of filter coefficients;

select a second filter for a second block, the second filter including a second set of filter coefficients; and

change values of pixels in the first block and the second block to filter a boundary between the first block and the second block,

wherein the values of pixels in the first block and the second block are changed by multiplying the values of pixels in the first block by the first set of filter coefficients, respectively, and multiplying the values of pixels in the second block by the second set of filter coefficients, respectively, the pixels in the first block and the second block being arranged on a straight line perpendicular to the boundary, the pixels including a first pixel in the first block and a second pixel in the second block, a distance on the straight line between the boundary and the first pixel being the same as a distance on the straight line between the boundary and the second pixel, and

wherein a first filter coefficient of the first set of filter coefficients is different from a second filter coefficient of the second set of filter coefficients, the first filter coefficient being multiplied by the value of the first pixel, and the second filter coefficient being multiplied by the value of the second pixel.

2. A decoder comprising:

processing circuitry; and

a memory coupled to the processing circuitry,

wherein the processing circuitry is configured to:

select a first filter for a first block based at least on a prediction mode used for the first block, the first filter including a first set of filter coefficients; select a second filter for a second block, the second filter including a second set of filter coefficients; and

change values of pixels in the first block and the second block to filter a boundary between the first block and the second block,

wherein the values of pixels in the first block and the second block are changed by multiplying the values of pixels in the first block by the first set of filter coefficients, respectively, and multiplying the values of pixels in the second block by the second set of filter coefficients, respectively, the pixels in the first block and the second block being arranged on a straight line perpendicular to the boundary, the pixels including a first pixel in the first block and a second pixel in the second block, a distance on the straight line between the boundary and the first pixel being the same as a distance on the straight line between the boundary and the second pixel, and

wherein a first filter coefficient of the first set of filter coefficients is different from a second filter coefficient of the second set of filter coefficients, the first filter coefficient being multiplied by the value of the first pixel, and the second filter coefficient being multiplied by the value of the second pixel.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 27, 2020
From: KANOH, RYUICHI; NISHI, TAKAHIRO; TOMA, TADAMASA
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 051622/0596 →
Priority Claims (1)
JP JP2017-106895 · May 30, 2017 · national
Continuity (3)
Continuation PCTJP2018014360 · Apr 4, 2018
Provisional Application 62482445 · Apr 6, 2017
Related Publication 20200036973A1 · Jan 30, 2020