IP Library Granted Patent US 11,107,953
Granted Patent B2
US 11,107,953 · App. 16/607,781 · Granted Aug 31, 2021

Optoelectronic semiconductor chip and method of producing an optoelectronic semiconductor chip

Inventor: Attila Molnar (Gelugor, MY)
Assignee: OSRAM OLED GmbH
H01L33/387H01L33/62H01L2933/0033H01L2933/0066
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,107,953
App. No.
16/607,781
Granted
Aug 31, 2021
Kind
B2
Abstract

An optoelectronic semiconductor chip includes a semiconductor layer sequence having an active region arranged between first and second semiconductor layers; a first contact and a second contact for external electrical contacting of the semiconductor chip; first and second terminal layer regions, via which the first and second contacts electrically conductively connect to the first and second semiconductor layers; and a first insulation layer and a second insulation layer; wherein the first terminal layer region and the second terminal layer region are each arranged in some areas between the first insulation layer and the second insulation layer in a vertical direction perpendicular to a main extension plane of the active region; the first terminal layer region and the second terminal layer region are arranged side by side without overlapping; and the first terminal layer region extends in places up to a side surface of the semiconductor chip.

Claims (16)

1. An optoelectronic semiconductor chip comprising:

a semiconductor layer sequence having an active region that generates radiation, a first semiconductor layer and a second semiconductor layer, the active region being arranged between the first semiconductor layer and the second semiconductor layer;

a first contact and a second contact for external electrical contacting of the semiconductor chip;

a first terminal layer region, via which the first contact electrically conductively connects to the first semiconductor layer;

a second terminal layer region, via which the second contact electrically conductively connects to the second semiconductor layer; and

a first insulation layer and a second insulation layer;

wherein

the first terminal layer region and the second terminal layer region are each arranged in some areas between the first insulation layer and the second insulation layer in a vertical direction perpendicular to a main extension plane of the active region;

the first terminal layer region and the second terminal layer region are arranged side by side without overlapping;

the first terminal layer region extends in places up to a side surface of the semiconductor chip, and

the first terminal layer region completely runs around the active region in a lateral direction.

2. The optoelectronic semiconductor chip according to claim 1 , wherein the first insulation layer and the second insulation layer each comprises a plurality of sublayers and forms a dielectric mirror structure.

3. The optoelectronic semiconductor chip according to claim 1 , wherein the second insulation layer runs around the first terminal layer region in a lateral direction.

4. The optoelectronic semiconductor chip according to claim 1 , wherein the first terminal layer region and the second terminal layer region have the same material composition and the same layer thickness.

5. The optoelectronic semiconductor chip according to claim 1 , wherein the semiconductor layer sequence is arranged on a substrate, the first contact and the second contact are arranged on a side of the semiconductor layer sequence facing away from the substrate, and radiation generated during operation of the semiconductor chip exits through the substrate.

6. The optoelectronic semiconductor chip according to claim 1 , wherein the first semiconductor layer, the first terminal layer region, and a substrate are flush with the side surface.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 3, 2020
From: OSRAM OPTO SEMICONDUCTORS GMBH
To: OSRAM OLED GMBH
Reel/Frame 051464/0504 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 27, 2019
From: MOLNAR, ATTILA
To: OSRAM OPTO SEMICONDUCTORS GMBH
Reel/Frame 051127/0678 →
Priority Claims (1)
DE 10 2017 111 123.9 · May 22, 2017 · national
Continuity (1)
Related Publication 20200075811A1 · Mar 5, 2020