Shift register, gate driving circuit, and display device

1. A shift register, comprising:

a pull-down circuit;

an input circuit electrically coupled to a first control terminal, and configured to receive a trigger signal, and control a pull-down circuit to output a second level signal to an output terminal based on the trigger signal under control of a first control signal at the first control terminal;

a pull-up circuit; and

a pulse width control circuit electrically coupled to the first control terminal and a second control terminal, and configured to control the pull-up circuit to output a first level signal to the output terminal under control of the first control signal and a second control signal CK 2 at the second control terminal, wherein a pulse width of the first level signal varies with a pulse width of the trigger signal,

wherein the shift register is configured to, when the pull-up circuit is controlled to output the first level signal, the pull-down circuit is controlled to stop outputting the second level signal, and when the pull-down circuit is controlled to output the second level signal, the pull-up circuit is controlled to stop outputting the first level signal;

wherein the pull-down circuit comprises a seventh transistor, a ninth transistor T 9 and a second capacitor C 2 ;

wherein the seventh transistor has a gate electrically coupled to the first node, a first electrode electrically coupled to a second reference potential terminal, and a second electrode electrically coupled to the output terminal;

the ninth transistor has a gate electrically coupled to the first node, a first electrode electrically coupled to the second control terminal, and a second electrode electrically coupled to a first terminal of the second capacitor, and

a second terminal of the second capacitor is electrically coupled to the first node.

2. The shift register according to claim 1 , wherein

the input circuit and the pulse width control circuit are electrically coupled to a first node, and

the pulse width control circuit and the pull-up circuit are electrically coupled to a second node,

wherein the input circuit is further configured to control a potential at the first node based on the trigger signal under control of the first control signal CK 1 , and the pulse width control circuit is further configured to:

control the pull-up circuit to output the first level signal by controlling a potential at the second node using the potential at the first node under control of the first control signal and the second control signal, and

control the pull-down circuit by the potential at the first node to stop outputting the second level signal when the pull-up circuit is controlled by the potential at the second node to output the first level signal.

3. The shift register according to claim 2 , wherein

the pulse width control circuit is further configured to, when the pull-up circuit outputs the first level signal to the output terminal, maintain the potential at the second node to be a potential which enables the pull-up circuit to output the first level signal to the terminal node under control of the first control signal and the second control signal.

4. The shift register according to claim 2 , wherein the input circuit comprises a first transistor T 1 having a gate electrically coupled to the first control signal, a first electrode electrically coupled to receive the trigger signal, and a second electrode electrically coupled to the first node.

5. The shift register according to claim 2 , wherein the pulse width control circuit comprises a second transistor T 2 , a third transistor T 3 , a fourth transistor T 4 , and a fifth Transistor T 5 , wherein

the second transistor has a gate electrically coupled to the first node, a first electrode electrically coupled to the second node, and a second electrode electrically coupled to a first reference potential terminal,

the third transistor has a gate electrically coupled to the first control terminal, and a first electrode electrically coupled to a second reference potential terminal,

the fifth transistor has a gate electrically coupled to the second control terminal, a first electrode electrically coupled to a second electrode of the fourth transistor, and a second electrode electrically coupled to the first electrode of the second transistor.

6. The shift register according to claim 5 , wherein the pulse width control circuit further comprises a sixth transistor T 6 and a first capacitor, wherein

the sixth transistor has a gate electrically coupled to the first node, a first electrode electrically coupled to the first control terminal, and a second electrode electrically coupled to the gate of the fourth transistor, and

the first capacitor has a first terminal electrically coupled to the second control terminal, and a second terminal coupled to the gate of the fourth transistor.

7. The shift register according to claim 2 , wherein the pull-up circuit comprises an eighth transistor T 8 having a gate electrically coupled to the second node, a first electrode electrically coupled to a first reference potential terminal, and a second electrode electrically coupled to the output terminal.

8. The shift register according to claim 7 , wherein

the pull-up circuit further comprises a third capacitor C 3 having a first terminal electrically coupled to the first reference potential terminal, and a second terminal electrically coupled to the gate of the eighth transistor.

9. A gate driving circuit comprising the shift register according to claim 1 .

10. A display device comprising the gate driving circuit according to claim 9 .

11. The shift register according to claim 5 , wherein the first reference potential and the second reference potential are opposite in phase with each other.