GOA circuit and TFT substrate
View Patent ↗A gate driver on array (GOA) circuit and a thin film transistor (TFT) substrate are provided. The GOA circuit includes a pull-up control module, a pull-up module, a pull-down module, a pull-down maintaining module, and a switch module. The switch module is configured to be turned off after a preset time delay when the pull-up module outputs a current-level scan signal at a high potential. The bootstrap module is configured to maintain a pull-up control signal at a high potential within the preset time delay of the switch module, and when the switch module is turned off, the bootstrap module cuts off a connection with the current-level scan signal.
1. A gate driver on array (GOA) circuit, comprising:
a plurality of cascaded GOA units, and each GOA unit comprising:
a pull-up control module configured to output a pull-up control signal at a high potential according to a first clock signal and an upper-level scan signal when scanning is started;
a pull-up module configured to output a current-level scan signal at a high potential according to a second clock signal and the pull-up control signal;
a pull-down module configured to pull down the pull-up control signal and the current-level scan signal to a low potential when scanning is completed;
a pull-down maintaining module configured to maintain the pull-up control signal and the current-level scan signal at a low potential;
a switch module configured to be turned off after a preset time delay when the pull-up module outputs the current-level scan signal at a high potential;
a bootstrap module configured to maintain the pull-up control signal at a high potential according to the current-level scan signal at a high potential within the preset time delay of the switch module, and when the switch module is turned off, the bootstrap module cuts off a connection with the current-level scan signal.
2. The GOA circuit according to claim 1 , wherein the switch module is further configured to be turned on when the pull-up control signal is at a low potential, the switch module continues to be turned on when the pull-up control signal is converted from a low potential to a high potential, and the switch module is switched from on to off after a preset time delay when the pull-up module outputs the current scan signal at a high potential.
3. The GOA circuit according to claim 2 , wherein the switch module comprises a capacitor and a first switch tube;
the switch module is further configured to charge the capacitor when the pull-up control signal is at a low potential and the first switch tube is turned on, when the pull-up control signal is converted from a low potential to a high potential, the first switch tube continues to be turned on through the capacitor, and when the pull-up module outputs the current-level scan signal at a high potential, the first switch tube is switched from being turned on to being turned off after the preset time delay.
4. The GOA circuit according to claim 3 , wherein an end of the capacitor is connected to the pull-down maintaining module, another end of the capacitor is connected to a gate of the first switch tube, a source of the first switch tube is connected to the bootstrap module, and a drain of the first switch tube is connected to the current-level scan signal.
5. The GOA circuit according to claim 4 , wherein the bootstrap module comprises a bootstrap capacitor;
an end of the bootstrap capacitor is connected to the pull-up control signal, and another end of the bootstrap capacitor is connected to the source of the first switch tube.
6. The GOA circuit according to claim 1 , wherein the pull-up control module comprises a second switch tube;
a gate of the second switch tube is connected to the first clock signal, a source of the second switch tube is connected to the upper-level scan signal, and a drain of the second switch tube outputs the pull-up control signal.
7. The GOA circuit according to claim 1 , wherein the pull-up module comprises a third switch tube;
a gate of the third switch tube is connected to the pull-up control signal, a source of the third switch tube is connected to the second clock signal, and a drain of the third switch tube outputs the current-level scanning signal.
8. The GOA circuit according to claim 3 , wherein the pull-down module comprises a fourth switch tube;
a gate of the fourth switch tube is connected to the pull-down maintaining module, a source of the fourth switch tube is connected to the current-level scan signal, and a drain of the fourth switch tube is connected to a low-potential signal.
9. The GOA circuit according to claim 8 , wherein the pull-down maintaining module comprises a fifth switch tube, a sixth switch tube, and a seventh switch tube;
a gate and a drain of the fifth switch tube are connected to a high-potential signal, and the drain of the fifth switch tube is connected to the capacitor, the gate of the fourth switch tube, a gate of the sixth switch tube, and a source of the seventh switch tube, a source of the sixth switch tube is connected to the pull-up control signal, a drain of the sixth switch tube is connected to a low-potential signal, a gate of the seventh switch tube is connected to the pull-up control signal, and a drain of the seventh switch tube is connected to a low-potential signal.
10. A thin film transistor (TFT) substrate, comprising:
a gate driver on array (GOA) circuit comprising a plurality of cascaded GOA units, and each GOA unit comprising:
a pull-up control module configured to output a pull-up control signal at a high potential according to a first clock signal and an upper-level scan signal when scanning is started;
a pull-up module configured to output a current-level scan signal at a high potential according to a second clock signal and the pull-up control signal;
a pull-down module configured to pull down the pull-up control signal and the current-level scan signal to a low potential when scanning is completed;
a pull-down maintaining module configured to maintain the pull-up control signal and the current-level scan signal at a low potential;
a switch module configured to be turned off after a preset time delay when the pull-up module outputs the current-level scan signal at a high potential;
a bootstrap module configured to maintain the pull-up control signal at a high potential according to the current-level scan signal at a high potential within the preset time delay of the switch module, and when the switch module is turned off, the bootstrap module cuts off a connection with the current-level scan signal.
11. The TFT substrate according to claim 10 , wherein the switch module is further configured to be turned on when the pull-up control signal is at a low potential, the switch module continues to be turned on when the pull-up control signal is converted from a low potential to a high potential, and the switch module is switched from on to off after a preset time delay when the pull-up module outputs the current scan signal at a high potential.
12. The TFT substrate according to claim 11 , wherein the switch module comprises a capacitor and a first switch tube;
the switch module is further configured to charge the capacitor when the pull-up control signal is at a low potential and the first switch tube is turned on, when the pull-up control signal is converted from a low potential to a high potential, the first switch tube continues to be turned on through the capacitor, and when the pull-up module outputs the current-level scan signal at a high potential, the first switch tube is switched from being turned on to being turned off after the preset time delay.
13. The TFT substrate according to claim 12 , wherein an end of the capacitor is connected to the pull-down maintaining module, another end of the capacitor is connected to a gate of the first switch tube, a source of the first switch tube is connected to the bootstrap module, and a drain of the first switch tube is connected to the current-level scan signal.
14. The TFT substrate according to claim 13 , wherein the bootstrap module comprises a bootstrap capacitor;
an end of the bootstrap capacitor is connected to the pull-up control signal, and another end of the bootstrap capacitor is connected to the source of the first switch tube.
15. The TFT substrate according to claim 10 , wherein the pull-up control module comprises a second switch tube;
a gate of the second switch tube is connected to the first clock signal, a source of the second switch tube is connected to the upper-level scan signal, and a drain of the second switch tube outputs the pull-up control signal.
16. The TFT substrate according to claim 10 , wherein the pull-up module comprises a third switch tube;
a gate of the third switch tube is connected to the pull-up control signal, a source of the third switch tube is connected to the second clock signal, and a drain of the third switch tube outputs the current-level scanning signal.
17. The TFT substrate according to claim 12 , wherein the pull-down module comprises a fourth switch tube;
a gate of the fourth switch tube is connected to the pull-down maintaining module, a source of the fourth switch tube is connected to the current-level scan signal, and a drain of the fourth switch tube is connected to a low-potential signal.
18. The TFT substrate according to claim 17 , wherein the pull-down maintaining module comprises a fifth switch tube, a sixth switch tube, and a seventh switch tube;
a gate and a drain of the fifth switch tube are connected to a high-potential signal, and the drain of the fifth switch tube is connected to the capacitor, the gate of the fourth switch tube, a gate of the sixth switch tube, and a source of the seventh switch tube, a source of the sixth switch tube is connected to the pull-up control signal, a drain of the sixth switch tube is connected to a low-potential signal, a gate of the seventh switch tube is connected to the pull-up control signal, and a drain of the seventh switch tube is connected to a low-potential signal.